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Legacy software in general, and in the DoD environment in particular, presents an
ever-growing maintenance challenge to program managers. The software is cumbersome,
written in arcane languages and hosted on aging technology hardware. One of the
options that is available to the program manager to alleviate this problem is to re-engineer
the existing software product and update it to a newer language software hosted on
modern equipment.
We review existing research, select a re-engineering methodology, develop an
implementation strategy and then perform a 'case study' examination of this
methodology and strategy. For the case study, we take a legacy system, the Navy satellite
communications multiplexer, the TD1271B/U Multiplexer, examine its existing
documentation, develop a code analysis tool, perform the re-engineering on one of its
sub-systems, and analyze the results. We provide observations, recommendations and
conclusions on changes, enhancements and pitfalls to the methodology that will be of
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One of the more complex issues associated with a software organization of
significant size is the existence of large amounts of legacy software. This software
typically was developed years ago, modified extensively by a variety of programmers,
and is currently operating on obsolete systems hardware. The programmers that worked
on the various modifications have moved on to new projects or left the organization
entirely. In most instances, limited or no documentation updates have occurred. These
factors all build upon each other until the software is no longer supportable. The
hardware is typically old and all of the original processor reserve has been consumed,
making the hardware as unsupportable as the legacy software that runs on it. The overall
system is so bad that it has but one single saving grace. It works.
The program manager is charged with the responsibility of continuing to provide
the services of the program while watching his ability to support the program fading.
This leaves the program manager few options.
One option is to live with the system as it exists and continue to 'Band-Aid' any
problems as best one can. This tends to be an expedient answer early in the life of the
program, but sooner or later, this will no longer be a viable option. At some point in time
the program manager will not be able to continue to support this legacy code due to
physical constraints or expense.
A second option is to completely replace the existing system. This involves
reviewing the current program requirements and documentation, as well as the
organization operations and goals, and then to factor in those enhancements that may
have forced this change in the first place. Based upon this review, a new set of
requirements are generated. From these new program requirements, the program
manager will need to select hardware, programming language(s). design architecture, and
finally implement the software. This is then followed by a training curve to allow the
operator to learn the new system. This approach has several drawbacks. The first is
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usually a lack of current documentation to start the review from. It is commonplace for
organizations to try to limit their maintenance costs at the expense of the quality
documentation updates. Another problem are the 'hidden' enhancements; functions that
are routinely use by operators, but are not documented as requirements or options even in
well maintained documentation. A third is the amount of time needed to implement a full
development. And, of course, there is the cost. Often for large systems the costs of a full
development run hundreds of thousands of dollars, and it is not unknown for a single
program's development to cost millions of dollars.
A third option is to scrap everything except for the working code and perform an
in-depth analysis on the code to extract the requirements. This will tell the analyst what
the code is actually doing. To this must be added the additional requirements not
currently implemented. The state of the legacy code can be a drawback to this method.
The success of this method is dependent upon the standards and practices used while
maintaining the code. If the code was maintained by a series of programmers, each with
their own standards and practices, the analyst may find extracting the information to be
quite a challenge and extremely time consuming.
The fourth option is a combination of the last two, extracting the best features of
each of the two options to limit the cost and time associated with updating the system.
This is implemented by performing a code review and using the existing documentation
as a guide to the software's basic architecture. This combination of methods reduces the
amount of time required to perform the code analysis, while providing a quality
requirements trace.
Each of these options has it's own advantages and drawbacks. Early in the life
cycle of a software system it is fairly inexpensive to correct and fix an immediate
problem. As more changes are made it becomes more expensive to correct defects or
make changes. It is estimated that in a large data processing shop, 70 to 80 percent of the
budget is consumed by maintenance of legacy programs [40]. Eventually the legacy
system will need to be modernized.
When planning the modernization of a computerized information processing
system, there are two basic items to consider: the hardware and the software that
comprise the system. In the normal course of events finding a new target platform is the
easier process. The speed, power, and memory capacities of computer hardware have
been increasing; while hardware size and costs have been steadily falling. Replacing the
software itself is another question. As the costs of hardware have fallen, the costs of
software development have been rising.
This contrast of costs, cheap hardware and expensive software development, leads
the program manager to look at ways of lowering the cost of the software while updating
the hardware platform. The first approach would be to take the working software and
port it to a new, more powerful platform. This can be done in limited circumstances, but
he will normally be restricted to remaining within the existing family of processors (i.e.
going from a Motorola 68030 to a Motorola 68040). In the general case, he will run into
the problem of incompatibility. The existing legacy software will not run on the
processor in the new platform. This places the program manager at the crossroads noted
above: which of the four options is best for the project?
In this thesis we will examine the 'option four* method of modernization, that of
utilizing both the existing code and documentation to develop a new baseline program
hosted on a more modern hardware platform; the process of Re-Engineering.
B. RE-ENGINEERING
There are several definitions for re-engineering in the literature today [4 1 ] as
described in the following:
• "Software reengineering is any activity that (1) improves one's understanding
of software, or (2) prepares or improves the software itself, usually of increased
maintainability, reusability, or evolvability".
• "The process of modifying the internal mechanisms of a system or program
the data structures of a system or program without changing its functionality."
• "The examination and alteration of a subject system to reconstitute it in a new
form and subsequent implementations of that form."
• "Re-engineering changes the underlying technology of a system without
affecting the overall function, while reverse engineering is the backward
engineering of a system to the specification stage. ... Re-engineering ... is the first
step toward reverse engineering"
As can be seen from these quotes, the terminology of the process is not clearly
defined. Some believe that Re-engineering is the beginning of the Reverse Engineering
process, other that Reverse Engineering is the beginning of the Re-engineering process.
For our purpose within this thesis, we will look upon reverse engineering as the
systematic review and analysis of existing code to establish an information base from
which to re-implement the system i.e., the first step in the re-engineering process.
Even within these somewhat conflicting terms, there are levels of re-engineering.
If the only requirement is to "copy" the existing system onto a new platform, it will only
be necessary to extract the architecture from the existing code and documentation before
you can re-implement the same architecture in a new environment. If you want to update
the architecture, then you will need to extract up to the design level before re-coding can
start. Depending on the level of re-design you wish to implement you will need to extract
to one level higher to allow a baseline for forward engineering at the level you want to
implement.
C. OUR THESIS
For our thesis we selected a re-engineering methodology from existing research
that we thought had the best application to legacy systems. We then examined this
methodology of re-engineering by performing a case study. We took a legacy system,
examined the existing documentation, performed the re-engineering on one of it's sub-
systems and then analyzed the results. Based on this analysis and other observations we
will recommend modifications to the methodology that will assist in future re-engineering
efforts. Our legacy code for this procedure is a Navy satellite communications




Until the space age, the high frequency (HF) spectrum was the only means of
passing messages over long distances by radio. Although other frequency spectrum
radios were available, their characteristics limited their use to iine-of-sight' operations or
limited data rates. With the space age came the ability to place an Ultra High Frequency
(UHF) radio repeater in a geosynchronous orbit. By placing a transmitting station high
above the earth, it's iine-of-sight' earth coverage was greatly expanded. The
characteristics of the UHF Satellite Communications lended itself well to the needs of the
Navy. It provided dependable over-the-horizon communications capability at accelerated
data rates. The high data rates allow the transfer of data and voice. As the capabilities
became more developed and terminals became more prolific, time lags and data delays
became more regular. System throughput began to suffer. This left the Navy with a
limited number of options. One was to reduce the number of users and the amount of
data they were sending. This was an extremely unpopular option to the Fleet. They had
grown to depend on the types and levels of data being supplied, and their effectiveness
would suffer if any of the data were discontinued. The second option was to acquire
more UHF channels. This was not a viable option either. The commercial world was
rapidly expanding into the UHF spectrum, and lobbying congress to decrease the number
of channels reserved for military use and sell them to commercial interests. The only
option left was to find ways to utilize the existing channels more efficiently. To meet the
need for more efficient usage of the UHF channels the Navy developed the TD-1271B/U
Multiplexer.
The basic philosophy behind the TD1271B/U Multiplexer, or MUX. is to use
Timed Division Multiple Access (TDMA) principals to integrated multiple nets, each
operating on an independent channel, onto a single channel. By multiplexing several
channels onto a single channel more data transmission path options become available.
B. TIME DEVISION MULTIPLE ACCESS (TDMA)
In TDMA, data streams at moderate to slow data rates are input via baseband data
ports and buffered. At a point in time, predefined for each data port relative to a time
marker, this data is transmitted out at a data rate that is significantly faster that the input
data rates. While one baseband port's data is being burst out to the satellite, the other
ports data streams are being buffered, awaiting their burst opportunity. Using appropriate
bursting speeds, none of the baseband units will suffer any loss of continuity in their data.
Each will transmit and receive data just as if on a dedicated channel, without realizing the
data was multiplexed. This concept is illustrated in Figure 2-1 . The key to this process is
being able to transmit at a faster data rate than all of the baseband ports data rates
combined. The elapse time between the start of one timing mark and the beginning of the
next timing mark is generally referred to as a frame. The period of time allocated for a
transmission burst is often referred to as a time slot. Depending on the particular protocol
for the system, the TDMA Frame may contain a series of time slots with equal time
periods or may have time slots with varying time periods.
C. TD1271B/U MULTIPLEXER
In the TD1271B/U Multiplexer (MUX) operating in the TDMA-1 25 kHz mode, a
frame is defined as a period of time equaling 1 .38666 seconds. 1 This frame not only has
varying time slot periods, but is re-configurable based on users needs. The allocation of
time slots is determined by the definition of a three digit (hex) Frame Format code. Each
of the digits defines the configuration of one of the three user segments contained in the
frame. A typical MUX frame is diagrammed in Figure 2-2.
The MUX waveform accommodates multiple input/output (I/O) bit rates and
radio frequency (RF) symbol burst rates, as well as dynamic assignment of users between
channels. Operation of the MUX waveform is transparent to the user baseband
equipment, except for TDMA frame-time delays.
1 The TD1271 MUX is also capable of a secondary waveform (TDMA-2 or TDMA-3) that utilizes a 5kHz
channel. Discussion of this 5 kHz waveform is beyond the scope of this thesis.
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Figure 2-2
Typical TD1271B/U Frame Configuration
The MUX waveform is organized as a repetitive frame structure with
1.386-second frames, as depicted in Figure 2-2 (Frame Type 2 is depicted 2 ). Frames are
subdivided into slots assigned for: (a) orderwire communications [channel control
orderwire (CCOW) and return channel control orderwire (RCCOW)]; (b) system support
functions (range time slot and link-test time slot); and (c) user segments A, B, and C.
User segments A, B, and C comprise multiple user slots. Each of the 5 slot types in the
MUX waveform is identified below:
1
.
CCOW slot . The CCOW slot is used by the channel controller to
broadcast CCOWs. One of the 20 defined CCOWs is transmitted by the
Channel Controller in each frame. The CCOW contains the information
required to control operation of the waveform and provides a timing mark
for the frame.
2. RCCOW slot . The RCCOW slot provides users the opportunity to
send data, including requests for access, to the channel controller.
3. Range slot . The range slot provides time for users (including the
channel controller) to transmit and receive a data burst for the purpose of
calculating the range to the satellite, based on measured round-trip delay
time.
4. Link test slot . The link test slot provides time for users (including
the channel controller) to transmit and receive a test data stream to
determine the current operating conditions, based on the measured bit
error ratio (BER). The link test slot is also used to perform dedicated
range measurements, when the link test slot is in an even-numbered
receive frame. This is known as an even link test (ELT) slot.
2
In order to support half duplex terminals, the MUX waveform supports a Frame Type 1 that moves the
'C segment slots between two halves of the 'B' segment. The half duplex network would transmit in the
first 'ET segment and receive in the second 'B' segment.
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5. User slot . User slots are allocated for transferring data between
users. Associated with each user slot is a specific baseband data rate,
encoding schema, and burst rate.
Each slot within the MUX waveform consists of three elements: (1) a preamble
for receiver carrier, bit, and data synchronization; (2) data; and (3) guard time to avoid
user-to-user interference. The receiving equipment achieves carrier and bit
synchronization for each slot in the waveform.
The MUX waveform is designed to operate on 25-kHz non-processed channels of
current and planned UHF SATCOM satellites.
The MUX accepts input from digital communications systems via it's four
baseband data ports. The baseband data ports will accept data at rates of 75, 300, 600,
1200, 2400, 4800, and 16000 bits per second. In order to maintain data integrity,
Forward Error Correction (FEC) encoding is used. This FEC coding is convolutional,
with interleaving. Encoding rates of lA or V* are used. The MUX will output the data to
the radio for transmission at one of three burst rates; 9,600, 19,200 or 32.000 symbols per
second. The interface between the radios and the MUX is over 70 MHz intermediate
frequency carrier lines. Reception of data is processed in a similar, but reversed, fashion.
One of the most critical functions of the MUX in this process is to maintain
consistent timing within the frame. This timing begins with the reception of the timing
mark to begin the frame. In the MUX system, all timing is based on the reception of the
Channel Control OrderWire (CCOW). The primary CCOW is the Master Frame CCOW
and contains the current frame format number, frame sequence number, and
cryptographic data needed to define operations on this channel. The Master Frame is
transmitted every eight frames. Other CCOWs are available to direct net operations,
request data from the various terminals3 operating on the net and maintain timing.
J Although we are only concerned with software and hardware of the TD1271B/U, there are other terminals
that are operating on nets with the TD1271BAJ. When discussing operations in general, we will use the
term terminal to include all of the possible systems operating on a channel.
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CCOWs are generated and broadcast by a specifically designated terminal. Each channel
will only have a single terminal generating CCOWs at a time (the Primary Channel
Controller (PCC)) although other stations could be designated as alternate controllers
(ACC).
Once the MUX has successfully received the CCOW, the next critical event is to
calculate the terminals distance to the satellite in units of time. The standard time unit in
the MUX is the 'time chip'. There are 19,200 time chips in one second. In order for all
terminals on the net to receive data in the proper locations within the frame, all
transmissions are timed to be correctly placed within the frame at the satellite. In order to
insure this 'perfect' frame at the satellite, and by extension at each receiving terminal, the
distance to the satellite must be known. This is achieved first at power-up by sending a
ranging burst during the designated ranging slot, and updated periodically using the Even
Link Test (ELT) slots.
D. TD-1271B/U MULTIPLEXER DESIGN
The basic TD-1271B/U installation comprises a TD-1271B/U multiplexer, a
KGV-1 1 encryption device, a radio transceiver (a Navy WSC-3 pair is typical) and from
one to four baseband user devices (ANDVT, ON- 143 or teletypewriters would be
typical). Figure 2-3 provides a block diagram of a basic TD-1271B/U's configuration.
The software in the MUX is divided into three Computer Software Configuration
Items (CSCI); the System Control Processor (SCP), the System Timing Processor(STP)
and the Data Buffer Processor (DBP).
Each CSCI has a Memory Program Unit (MPU), an interface board, and at least
one 24 k byte Ultra Violet Erasable/Programmable Read Only Memory (UVEPROM)
board that contains the executable program. The SCP CSCI utilizes two UVEPROM
boards.
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The Memory Program Unit (MPU), hosts the Central Processor Unit (CPU), a























A Basic TD-1271B/U Configuration
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III. THE RE-ENGINEERING PROCESS
A. PROCESS PHASES
Re-engineering begins with the assembly of all resources of a software system.
This includes, but is not limited to the software source code, design documents, software
development folders, test reports, software trouble reports, sample inputs, sample outputs,
and, if practical, interviews of the implementers and/or maintainers. Typically the only
reliable source of information is the software source code and for that reason re-
engineering of an existing software system starts at the code level. The software
documentation, many times, are not kept current with the software; however, it can still
be a useful source of information and can be used as an engineering guide. The process
in which existing software is transformed into a new implementation can be described in









Old Implementation New Implementation
Figure 3-1
The Re-Engineering And Implementation Process
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There are three phases to the re-engineering process. The first phase, abstraction,
extracts the detailed design information from the documentation and the code. For those
familiar with MIL-STD-498, this is analogous to creating a Software Design Document
from the existing system. The second phase allows for the modification of the design by
adding, deleting, or modifying requirements. The third phase is a re-implementation of
the system. The focus of this thesis is the reverse engineering process that recovers the
design from the old implementation. This methodology will be validated by executing
the re-implementation of the recovered design using a different language and different
processor than the old implementation.
1. Phase One: Abstraction
In this phase, the documentation and code can be used to provide the information
needed to support the re-creation of the system design. Since the TD-1271
documentation has been shown to be unreliable, the source code will take precedence in
this phase with the documentation providing background information. The products
developed during abstraction are as follows [30]:
1
.
Structure Chart. This is a hierarchy of the modules as extracted from
the program where each node in the chart corresponds to a procedure or function
in the program. Since the goal of abstraction is to remove the language
dependencies from the code, it is important to treat library calls as part of the
system and include them in the structure chart. The language selected for the re-
implementation phase may not provide the same library services. Any language
dependent library calls may need to be manually re-implemented. The structure
charts for this thesis are based upon the structure charts identified in reference
[37]. The structure charts provide a visual representation of the software system
that is useful in determining organization and dependencies. This information,
once derived, is used to develop the structure charts for the enhanced system.
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2. Module Description . This description is a combination of the module's
inputs, processing, and outputs, with the algorithms and constraints identified.
This description is produced for each module in the structure chart. In addition to
a narrative of the module's processing, a language independent form using a
specification language such as SPEC [42] or a Program Design Language (PDL)
is used to capture the requirements of the module. For this documentation to be
useful it is important to verify, through code reading, that the supporting
documentation is up-to-date. A case tool that allows this information to be tagged
to each element in a structure chart would be very helpful. One of the original
goals was to identify a tool to preserve this information as part of this thesis, but
due to budgetary considerations no tool was procured.
3. Data Flow Diagram . At a module level the data flow diagram shows the
flow of data between the modules. Within the module that the data flow diagram
is decomposed, showing at each successive decomposition level the
transformations that occur. This information is also used to develop the
algorithms that need to be documented when the design is re-implemented. These
algorithms can be described using mathematical notation, a Program Design
Language, or other notation. These algorithm descriptions are added to the
module description in step 2. The process consists of constructing the DFD of
level i+1 from level i. Each level explodes the data into transforms, data
repositories, and data flows [37]. Data repositories will be represented as boxes,
data transforms as circles, and data flows as connecting lines between transforms
and data repositories. The transforms are then used in phase 2 to develop the
detailed design.
4. Control Flow Diagram . This will identify the control structure of the
program between the modules. This information is used to identify the logical
relationships between the modules, verses the physical relationship described in
step 1 . [39] will be used to create this diagram.
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5. State Transition Diagram. This will identify the states and modes in
which the software can reside and identify the events that cause a change in the
state of the software and the processing that is to occur due to the state change,
and will identify the modules active for each state. There may be more than one
state transition diagram depending upon the concurrency of the system. The
notation for this diagram will follow those in [39].
Once the design information has been extracted, the resulting recovered design is
reviewed for consistency. Any missing items of information should be investigated and
added to the recovered design [30]. While it is the goal of this first phase to extract the
design and leave behind the vestiges of the language and platform, the design may still
have an organizational structure that was due to the implementation language and
platform. Before entering phase two, the extracted design information can be modified to
refine the design for portability. For example, the TD1271B/U uses multiprocessors with
serial communications between them to perform the processing required. When the
system is re-engineered, it is anticipated that this system will be implemented using Ada
tasking on a single microprocessor. The detailed design should be abstract enough to
make this possible.
2. Phase Two
Phase one used the supporting documents and the code to extract the detailed
design information. This phase attempts to link the detailed design information with the
requirements through the use of a requirements traceability table. This table binds the
modules with the requirements that they partially or fully implement. This table will
need to support one to many and many to one. That is, one requirement may be spread
out over one or more modules and many requirements may be identified with one
module. Depending upon the state of the supporting documentation this can be an easy
task or a major effort. Requirements are needed if the system being reengineered is also
having the requirements modified as well. Once the requirements have been modified,
the modules affected need to be updated. It is not unusual at this phase to add and delete
18
modules from phase one. This phase is identified for completeness only; this thesis will
not attempt to construct a requirements traceability table.
The TD1271B/U was developed under DOD-STD-1679 and any re-engineering of
the TD1271B/U would use a tailored MIL-STD-498 approach. The purpose of the re-
engineering effort is to develop, using the existing resources of the project, those products
necessary to pass the exit criteria of the detailed design phase and allow the system to be
coded. The primary product that is developed during the detailed design phase is the
Software Design Document. When looking at the data item description (DID) the
following sections are used to provide the programmer with the information necessary to
code the system. From the re-engineering activities performed on the TD1271B/U in the
three phases described above, the following module information will be developed:
Module Name
Module Description
Constraints, Limitations, or Unusual Features in the Design
Special or Unique Algorithm Description
Called by
Calls









If computer aided design tools were used during phase two, such as the Computer-
Aided Prototype System (CAPS), much of the information needed for the SDD is
contained within the various reports that the tools produce.
3. Phase Three
At the completion of phase two the design of the current system has been
extracted. Before starting the re-implementation of the system for the new target
language and hardware, any changes to the design is done in this phase. This could be a
re-organization to take advantage of any special capabilities of the compiler or hardware.
In addition, this would be the time to modify the requirements of the system and fold
those changes into the design. Upon completion of this phase the design should reflect
the system as wanted by the customer.
4. Phase Four
The output of phase three is used in this phase. This is the coding of the extracted
and possibly modified design. The detail design is re-implemented using the desired
methodology (i.e. OOD, structured design, etc.) in the desired language for the desired
target platform. This phase is executed in the same manner as any new development.
20
IV. THE CASE STUDY
A. THE TD1271B/U MULTIPLEXER DATA BUFFERING PROCESSOR
The Data Buffer Processor (DBP) provides the elastic buffering required to pass
continuous data between the Systems Control Processor (SCP) and I/O ports while
transmitting or receiving data in bursts over the satellite channel. The heart of the DBP
consists of 24K bytes ofEPROM containing the software program. The program is a
loop structure which sequentially scans internal control points and the baseband users to
determine the actions is required. If, for example, a user terminal has entered a transmit
request at the baseband I/O port, a check is made of the port requirements, the port is
configured to receive data and the transmit acknowledge is sent to the baseband
device[43]. Figure 4-1 provides a block diagram of the relevant input and output signals
to the DBP. 4
B. DBP INPUT/OUTPUT SIGNALS
The DBP[49] data flow is described in Figure 4-1. Figure 4-1 is a description of
data and control signals that are input to or output from the DBP[49].
C. THE RE-ENGINEERING STRATEGY
One of the primary goals of this re-engineering effort was an attempt to use the
existing source code to extract the design of the system and to produce well designed,
portable code. Ada was used as the target language during the extraction process. Since
this software was originally written before the advent of structured design, we didn't
attempt to use an Object-Oriented Design approach, but used a structured design
approach.
4
This listing is not complete for the TD1271. Certain hardware control lines are system dependent and
would not be applicable to this re-engineering effort.
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Figure 4-1
Inputs and Outputs To DBP Module
As outlined in Chapter 3, the first phase of the re-engineering effort is to develop
Structural Diagram s, Module Descriptions, Data Flow Diagrams, Control Flow
Diagrams, and State Transition Diagrams. The code was used to extract the structure,
control flow, and state transition diagrams. The documentation was used to develop the
module descriptions, provide a high level data-flow diagram and to verify the control
flow and state transition diagrams whenever possible.
1. Code review
As noted by T. Bigerstaff [10], a key objective of design recovery is to develop
structures that will enable a software engineer to understand the program. Our first step
in this process was to identify and partition the code into procedures. This proved to be a
task of greater difficulty that we had anticipated. Not only were we dealing with a
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somewhat cryptic language, we were also faced with a coding style that extensively
utilized 'jump' and 'branch' commands to navigate from one set of instructions to
another. This programming style was intended to reduce the total size of the code by
reusing existing code rather than re-writing it. Programmers coding during this period of
time were highly praised if they could reduce the length of the overall program by even a
few bytes, regardless of the long term maintenance problems created.
2. Extracting the Structure
The first step was to extract the modules from the code. Modules were defined as
a section of code referenced in a Jump to Subroutine (JSR) or Branch to Subroutine
(BSR). Even though it was recognized early on that this effort would focus only on part
of the TD-1271 system it was important to extract the structure of the entire system to
identify the areas in which the rest of the re-engineering effort would focus.
The code for the three major sub-systems were examined and mapped using a
Microsoft Excel spreadsheet to record the results (see Appendix B - Subroutine Call
Tree). It should be noted that this Subroutine Call Tree is not complete. The TD-1271 is
not a procedural based design, that is it makes extensive use ofGOTO statements for
control between subroutines. The effort to extract the subroutine calls using the JSR/BSR
opcodes was sufficient to identify which sub-system to apply the more rigorous code
examination to. To produce the Subroutine Call Tree each file comprising the TD-1271
was opened in a word processor and a search was conducted on the words JSR and BSR.
At each occurrence the subroutine containing the call and the subroutine that was being
called were entered into the Subroutine Call Tree. Duplicate entries, the same subroutine
call from the same subroutine, were not noted. The Subroutine Call Tree contains 1 183
subroutine calls. After examining the results of this effort the Data Buffer Processor was
selected for further investigation.
'fc 1-
3. Extracting the Control Flow
In order to extract the control flow from the code it would be necessary to have
some sort of cross reference available to consult. There weren't any tools available to do
this so one was developed. A parser was written in Ada using an Alsys host compiler for
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the IBM-PC. This parser uses two passes to build a cross reference for the labels in the
source code and a source code listing with line numbers. The first pass identifies each
label and the line of code where it is defined. The second pass identifies the line number
of code where each reference occurs. References to labels that are not found are reported
as errors. The only errors encountered were relative indexes based upon a label (e.g.
LABEL 1+2). The source code listing is in Appendix D and the Cross Reference Listing
is in Appendix E. There will be references to line numbers in the source code from
Appendix D later on.
A detailed examination of the DBP code identified the inter-subroutine control
flow and a disturbing software design methodology, or to be more accurate - lack of one.
As you can see by the control flow diagram, Figure 4-2, the designers used some
programming practices that made it very difficult to extract the control flow. The first
difficulty encountered was the use of multiple return from subroutine (RTS). Rather than
having one entrance and exit from the subroutine there were multiple exits. This was
further complicated by the use ofGOTO statements where a JSR was used to enter a
subroutine and both a RTS and a GOTO statement was used to return (IOIPT to IOILF
in Figure 4-2). There were subroutine calls where the called subroutine executed a
GOTO statement to pass control, not back to the caller, but to another routine (IOIPT -
IOILS - I02PT in Figure 4-2). There were manipulations of the return stack to short
circuit the return from a subroutine call (Appendix D, line numbers 1044-1045 and 1099-
1 100 in IOIPT and repeated for the other three channels). There are examples in which a
routine has multiple entrances and exits (Figure 4-3). The way this code was designed
made it extremely difficult to convert to Ada, and impossible to meet the goal of having
code that is well designed following this conversion. The result was becoming as poorly
designed as the original. As stated earlier, this software was designed prior to the
introduction of what is now considered modern programming standards. Design
decisions were made based more upon memory usage and execution speed than having a
system that was easy to maintain.
The subroutine IOIPT was examined for developing the inter-subroutine control



































































Subroutine call ^ ..



















SOFAA ^ This subroutine call is in the middle




This subroutine call has a number of
^
return points depending upon




The use of the jump instead of a
SOFA . . . <4 subroutine call makes conversion to





Again, depending upon the outcome
^ of a conditional statement the return
. . . from subroutine can come from
RTS SOFAA or SOFY
SOFY
Figure 4-3
Multiple Entrances and Exits
subroutine control flow was found to be as difficult to convert as the intra-subroutine
control flow. The control flow for subroutine IOlA can be visualized with Figure 4-4.
As Figure 4-4 depicts, this would be an example of "spaghetti code". In order to
overcome this spaghetti code problem it became necessary to reduce the code to 'mini'
routines, adding 'jumps' to the end of each code fragment, so each fragment would be a
stand alone routine. Each fragment could then be moved at will to try to untangle the
subroutine's control flow. It too was far more difficult than it was worth. The result was
a subroutine that was poorly designed.
4. Data Flow
The data was analyzed to attempt to produce a data flow diagram. The primary
data flow used ringed buffers. The declared buffer started at its own starting address and



















































































the starting address of a buffer and was incremented until it equaled the starting address
of the next buffer). This hard coding is the easiest to overcome, but it is a glaring
example of the way the software written. These ringed buffers can be easily defined
using a ring buffer generic package in Ada where the data is inserted and extracted using
procedure and function calls. Error handling can be included to cover the cases of
underflow and overflow. The size of each buffer is then easily established during
elaboration based upon the size specified. It was determined that the best source of
information to establish a high level data flow diagram was the documentation. This data
flow is shown in Figure 4-1 . The data flow between the modules of the DBP are
primarily indirect by using data stores. It was decided that the effort to describe this data
flow was of little use and was not done.
D. USE OF THE TD-1271 AS AN ENGINEERING GUIDE
It was during the effort to establish the control and data flow diagrams that the
determination was made that the TD-1271 should be redesigned from the top down. The
source code as designed didn't support the re-engineering effort except as an engineering
guide during the redesign processes.
The interrupt handlers can be used to establish the tasks responsible for the input
and output of data to the DBP subsystem. While the modules are not suitable for re-
engineering, the organization of the main modules can be useful in partitioning the new
system. You can see by Figure 4-2 that there are four channels that are serviced in a
round robin method. The new system can also use this organization. The most valuable
asset the current TD-1271 has is by providing a system that works. A comparison
between the behavior of the system to various inputs and what is specified in the
documentation can give a good indication on the state of the documentation. It provides
a strong baseline between stimulus and response that can assist in the formation of the
new design.
E. DOCUMENTATION REVIEW
As was noted in the previous section, attempts to extract the requirements directly
from the code became a prohibitively tedious and difficult task. This left only the
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original documentation with which to attempt to baseline the requirements. The primary
documentation available for the Data Buffer Processor program includes the Program
Performance Specification (PPS) [49], the Program Design Specification (PDS) [50].
Also available are the system level PPS [46] and PDS [47] for the TD1271B/U. The
factors and problems noted about documentation in Chapter I are evident in the
TD1271B/U's documentation, and bring it's overall accuracy into question. The
documents do however provide the basic requirements as they were known as late as
1987. It is these requirements that we shall briefly examine within this section relative to
the re-engineering plan detailed in Chapter III.
1. Phase One: Architecture Definition.
a. Structure Chart
The DBP PDS [50, page 3-1] provides a basic structure chart. This is
reproduced here as Figure 4-5. This structure chart does not include the modules for
initialization and setup.
b. Module Description
Module descriptions for the six 'run time' modules are provided in both
the PPS and in the PDS for the DBP. Setup and initialization are not specifically listed.
Briefly these six modules are:
1
.
Receive Burst Initialization Module (RBI) . This function
processes the receive burst notification from the System Timing Processor.
It initializes the DBP's hardware, the I/O ports flags and pointers, and the
Service Receive Burst FIFO function.
2. Transmit Burst Initialization Module (TBI) . This function
processes the receive burst notification from the System Timing Processor.
It initializes the DBP's hardware, the I/O ports flags and pointers, and the





























DBP High Level Structure Chart
3. I/O Port Service Module (IQ1PT-IQ4PT) . These four modules
services each of the four baseband ports. If the I/O Transmit Request
input is true, the DBP will accept I/O port data and store it in the port's
data buffer. If the I/O Transmit Request input is false and there is receive
burst data for the port, then the I/O port service will output this data from
the data buffer to the baseband equipment.
4. Service Receive Burst FIFO Module (SIFV This module inputs
receive burst channel data and stores it in the data buffer.
5. Service Transmit Burst FIFO Module fSOF) . This module
outputs the I/O port's transmit data from the data buffer to the burst
channel.
6. Interrupt Service Module (IRS) . This module communicates
with the System Control Processor. It receives I/O port bit rate and




The Data Flow is somewhat more difficult to extract from the
documentation. By definition in the DOD-STD-1679A [51], the full definition of data
variables would be documented either in the Program Design Document or in the
Database Design Document. To date we have not found any reference to either of these
documents. It is our belief that they were tailored out of the documentation package for
the original development. This leaves some of the inputs and outputs listed in the DBP
PPS and PDS open to question as to their origin and content. Clearly this is an area
where it would be necessary to track the variables through out the code to ascertain their
design and functions. In addition to the program variables, there are an assortment of
Key Lines, Clocks, and Interrupts that need to be processed and input. Figure 4-1
provides a block diagram of the inputs and output from the DBP module.
d. Control/low
From the DBP PDS we were able to extract the basic control flow
diagram. This diagram (Figure 4.6) would provide the sequencing of tasks in the new
software module. It would also provide the basis for the modules for the Data Flow
diagram. In addition to this 'basic' control flow, there is also an Interrupt handling
module capable of stopping current processing and shifting control to another module.
2. Phase Two: Requirements Definition.
The second part of the re-engineering effort is to utilize the data gathered from the
first phase to develop requirements. The high level requirements can be easily extracted
from the module descriptions.
Rl : Will receive burst timing from System Timing Processor.
R2: Will initialize hardware and software flags and statuses
R3: Will input data from the Baseband ports and store.
R4: Will receive data from the channel and store.




























R6: Will output receive data from storage to the Baseband port.
R7: Will receive and transfer orderwires to and from the System Control
Processor.
R8: Will receive port status and connection information from the System
Control Processor.
From this point, development of more detailed requirements would progress along
normal development lines. The advantage that would be gained in this area would be the
ability to check the foundation of a requirement in the code. In this way the 'forward'
engineering effort would have a existing system to validate the responses against.
F. RECOMMENDATIONS
Effort can be expended to convert the TD-1271 to a high order language and have
it run on any number of modern day processors. To do so without reengineering the
system from the top down will in effect doom this system to the same fate it has fallen to
today: unstructured and not maintainable.
One of the obvious recommendations would be to use a modern programming
language. Because of the use of ring buffers between the subsystems, a method that is
valid in a new design, Ada would be the best choice. This would allow the use of generic
packages to handle the buffers. Ada's tasking and the ability to tie the task's entry point
to a hardware interrupt would be another valuable feature that makes Ada the first choice.
The original thesis called for timing studies to be conducted on the re-engineered
code. Since the code never reached the state where these studies could be performed
there aren't any hard numbers to address. However, the current system runs on three
Motorola 6800 microprocessors. The increase in the processors throughput since the
Motorola 6800 introduction would give a good indication that the entire system could fit
on any number of modern day microprocessors. The hard real time requirement is
handling the input from the modem. This data is transmitted at a maximum rate of 1 6K
bits/second. Most real-time embedded applications use Wind River's VxWorks operating
system. This operating system allows the application to read a serial port with a variable
input size. The programmer specifies the file descriptor for the serial port, the address in
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which the data is to be read, and the number of bytes to read. In addition, VxWorks
provides an optimized task switch for interrupt handlers that has the overhead of a
function call. Once the data has been read in the data is output as processed. By proper
scaling of the input data from the modem, the processing percentage spent on handling
the interrupt can be less than 10%. With these considerations our recommendation would
be either the Motorola 68040 or the Motorola Power-PC.
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V. CONCLUSIONS
This thesis was originally planned to be a fairly straight forward application and
review of the re-engineering process. We very rapidly ran into problems of scope and
time. There is a tremendous amount of data written on the subject of re-engineering. The
re-engineering data not only covered software, but also included business, hardware, and
other re-engineering topics. The first problem we faced was separating out the relevant
topics. After narrowing* the scope to software re-engineering, we were still faced with a
daunting amount of information to review. We found a great deal of information
presented on the general theory of re-engineering, but very little concrete information on
the application of these theories. We were able to locate a methodology to try [30].
The first phase of this methodology is the extraction of data from the existing
code. As noted by Byrne (30), tool support for this portion is a major necessity. With
appropriate tools it is possible to statically analyze and document an extensive program in
a relatively short period of time. He estimates a 150 to 1 time ratio difference between
manual analysis to an automated tool approach. Based on our experience, we would
concur with this evaluation. We were unable to locate any tool support to automate the
extraction of basic calling trees or other data from the legacy system we were looking at.
Although some were found for high order languages, there were very few listings for any
Assembly language, and none of these were for the Motorola 6800. This we believe will
be prevalent in most legacy systems. Most of the legacy systems will be in some form of
Assembly language, but there are not enough in any one language to make it
commercially feasible to develop a tool to automate this portion of the re-engineering
process.
When faced with poorly designed software it is important to start the re-
engineering work at the lowest level in which the design is masked. For example, the
preliminary design may be adequate and it was in the execution of the design that the
poor design decisions were made. However, it is more likely that the designers, knowing
the constraints of the environment in which they have to operate, like available memory,
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will design to make optimum use of the resources available. There are examples in which
the software was written with self-modifying code in order to recover memory space used
for initialization as scratch pads for data. However, when re-engineering the system these
type of design decisions need to be abandoned and the software needs to be designed to
the standards of the times.
With the TD-1271, a tremendous amount of time was used in just trying to
understand and decipher the source code. The software, with little or no comments (see
Appendix D) and poorly designed control structure, cannot be recommended for re-
engineering. Time and effort could be expended to re-engineer the source code: It's not
an impossible task, but it is not cost effective. Nor would the result have enhanced the
supportability of the software.
The only reasonable approach for the TD1271B/U would be to start at the
requirements documentation, establish a testing criteria for each requirement, and
perform those tests on the existing system. These tests would demonstrate if there have
been modifications to each requirement that would warrant further investigation to
determine the current state of that requirement. Once the modifications to the
requirements have been made and a suitable target system identified, the task of re-
writing the software would be considered a small to medium effort when weighed against
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TD-1271B/U SUBROUTINE CALL TREE




ACK_CC_RCCOW PRECLA EXAM_CCOW_OVRHED PRECLA
ADJUST_FCOUNT_GS GS DBP_MSG_INTRPRT DCEXEC
DBPMSGJNTRPRT PREALT
EXAM_CCOW_OVRHED PRECLA
ALARM_ON_GS GS FPANEL FP
BEEP_ALARM_GS GS




































OUT OF SERV FP FP
TO PARITY GALL FP FP
FORMAT_FREQ_FP FP
CONFER CALL FP FP
KG_TIME_FP FP
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Module Name Located in Is Called by Located in
ALPHA ONOFF B GS GS CALL_CANCEL_FP FP
rNFO_REQUEST_FP FP
PAGING_REQ_FP FP
KG MEM CHANGE FP FP
STG_CONTROL_FP FP
CONFIG_CODE_FP FP
ALPHA ONOFF B GS GS LNK_TST_RES_GS GS
CALL_CC_GS GS
DISP_FCNT_GS GS
AUDIO ALARM 01 FP FPANEL FP
AUDIO ALARM 02 FP INFO_REQ_CHK_FP FP
AUDIO ALARM OFF FP FPANEL FP
KG_MEM_FILL_FP FP




BCD TO YZ FP FP FPANEL FP
FREQ_TO_DSPLY_FP FP
DC_HOME_FREQ_FP FP













STATUS RPT B FP FP
CALL_COMPLETE_FP FP










STG CONTROL FP FP
CONFIG CODE FP FP
PORT DETECT GS GS
LNK_TST_RES_GS GS
ERR GS GS








Module Name Located in Is Called by Located in




GLIST DISPLY FP FP
LNK TST RES GS GS
BIT_RATE_FIND DCMOW CALL_REQUEST DCMOW



















BITRAT |DBPV4 RBIJ DBPV4
RBIT DBPV4
BLINK_SCULITE_GS GS EXEC_DCEXEC DCEXEC
EXEC_PREALT PREALT
CHECKSUM_CHK_GS GS
BRX STPV06 CONFIG STPV06
BSB STPV06 EXEC STPV06
PSA STPV06
BTX STPV06 CONFIG STPV06












CALL CC GS GS PORTDETECTGS GS
CALL_COMPLETE_FP FP JUMP_COMPLETE_GS GS
CALL_QUE_UPDATE PREINT CALL_fN_QUE_ACK PREINT
CALL_IN_QUE PREINT
CALL_REQ_DCMOW FP CALL_REQUEST DCMOWr
TO_PARITY_CALL_FP FP
CC EXEC DCCNTR DCCNTR EXEC_DCEXEC DCEXEC
CC_EXEC_PRECLA PRECLA EXEC_PREALT PREALT
43
Module Name Located in Is Called by Located in
CCOW INTP DCMOW DCMOW EXEC_DCEXEC DCEXEC
USEREXEC DCEXEC
CCOW INTP PREINT PREINT USEREXEC PREALT
CHECK A RANGE DCMOW/PREINT PORT_DISCONNECT DCMOW
PORT_DISCONNECT PREINT
CHECK B RANGE PREINT PORT_DISCONNECT DCMOW
PORTDISCONNECT PREINT
CHECK_C_RANGE DCMOW/PREINT PORTDISCONNECT DCMOW
PORTDISCONNECT PREFNT
CHECKSUM_CHK_GS GS INITJDCEXEC DCEXEC
PNIT PREALT
CHK FRAME COUNT PRECLA FRAME_CHK_PRECLA PRECLA





CLEAR DBPV4 PWRON DBPV4
SETUP DBPV4




CLEAR_DISP_GS GS FPANEL FP
SHOW_PORT_GS GS




CLEARGUARDJJST DCMOW FRAME_FMT_UPDATE DCMOW
CLEAR_LITES_TIME PREINT CALL_CANCEL PREPNT
CLEAR_QUE_TIME PREINT SLOT_CON_UPDATE PREINT
RRU_CALLCAN_15 PREINT





CLR_RRU_05 PREALT RRU_MSG_UPDATE DCEXEC
CLR_RRU_PREC_DSP DCEXEC/PREALT RRU_MSG_UPDATE DCEXEC
RRU_MSG_UPDATE PREALT






Module Name Located in Is Called by Located in
CMD RESPONSE FP FP ZEROIZE FP FP
INFO_REPORT_FP FP














COMMAND_FRAME PREINT CCOW_INTP_DCMOW DCMOW
CCOW INTP 05 PREINT
COMP_FRAME_GS GS FRAME_CHK_DCCNTR DCCNTR
FRAME_CHK_PRECLA PRECLA
MASTER_FRAME PREINT
CONFIG_CODE_GS GS INFOREQCHKFP FP
CONS STPV06 CONFIG STPV06
CONT_CHK_PREINT PREINT RCOW_PREP_XMIT PREALT
CLEAR_CONT_COUNT PREINT
READ_CALL_ACK PREINT
CORRECT_ONE_BCD GS BCD_TO_BIN_GS GS
CORRECT TWO BCD GS BIN_TO_BCD_GS GS
CYCLELITES_DCMOW DCMOW ZEROIZE DCMOW
TS_PREP DCMOW
INFO_REQUEST_GS GS
DBP_MSG_INT_30 DCEXEC/PREALT EXEC PREALT PREALT
DBP_MSG_rNT_35 DCEXEC/PREALT EXEC_DCEXEC DCEXEC




DCKPORTOFFGS |GS INFO_REQUEST_GS GS
PORT_DETECT_GS GS
DECODEFP |FP FPANEL FP
KG_MEM_FILL_FP FP
DECRYPT_CCOW |DCEXEC/PREALT DBP_MSG_rNTRPRT DCEXEC
DBP_MSG_INTRPRT PREALT
DECRYPT RCOW GS GS DBP_MSG_INTRPRT DCEXEC
DBP_MSG_INTRPRT PREALT
DEL_FROM_GLIST |PREINT DELET GUARD LIST PREINT
GLIST_ENTDEL_30 PREINT




DID STPV06 RNGEXC STPV06
LTEXEC STPV06
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Module Name Located in Is Called by Located in






DISCOTIME DISPLY FP FPANEL FP
RECALL_FP FP
























DISP_INFO_REQ_GS GS FPANEL FP
DISP VWXYZ GS GS FPANEL FP
RECALL FP FP
LNK_TST_RES_GS GS
DISPLAY_EEEEE_GS GS GLIST_DISPLY_FP FP
ERRGS GS







ENCRYPT CCOW DCEXEC/PREALT EXEC_DCEXEC DCEXEC
EXEC_PREACT PREALT
ENCRYPT RCOW GS PREALT RCOW_PREP_XMIT DCEXEC
RCOW PREP XMIT PREALT
EQUIPLED_REDO FP FPANEL FP
46
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CONFER CALL FP FP





GLIST DELETE FP FP
GLIST DISPLAY FP FP
EVEN_PORT_STORE PREINT RRU_STATUS_RPTB PREINT
EXAM_CCOW_OVRHED PRECLA RCV_CCOW_BLOCK PRECLA
EXIT FP FP TIMECHKDCCNTR DCCNTR
FIND_GLIST PREINT ENTER_GUARD_LIST PREINT
DELET_GUARD_LIST PREINT
FIND_GLIST_05 |PREINT GLIST_DISPLAY_05 PREINT
GLIST_ENTDEL_10 PREINT
GLIST_ENTDEL_30 PREINT
FIND_PREMPT_ADR PREINT PREMPTCOUNT_REDO PREINT
SLOT_CON_UPDATE PREINT
RRU_DISCO PREINT




LNK TST LAMP GS GS














LITES OFF PREINT PREINT
RRU_CALL_CAN_05 PREINT
DATA_XFER PREINT





FIND_RRUQUE_ADR PREINT OUT_SVC_UPDATE PREINT
CLEAR_QUE_TIME PREINT
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FMT_GLIST_RCW_05 PREINT SET_GLIST_PTR PREINT
FMT_GLIST_RCW_15 PREINT SET_GLIST_PTR PREINT
FMT_GLIST_RCW_40 PREINT SET GLIST PTR PREINT
FMT_GLIST_RCW_55 PREINT CLEAR GNUM PREINT
FORMATUPDATE PREINT FORMAT CHANGE PREINT
FORMAT GLIST RCW PREINT RPTGLIST1 PREINT








FRAME_CHK_DCCNTR DCCNTR USEREXEC DCEXEC
USERPREAC DCEXEC
DBP MSG INTRPRT DCEXEC
FRAME_CHK_PRECLA PRECLA USEREXEC PREALT
USERPREAC PREALT
DBP_MSG_rNTRPRT PREALT
FRAME_FMT_UPDATE DCMOW MASTER_FRAME DCMOW




FREQ_CODE_CHK_5 FP KG_TIME_FP FP
FREQ_CODE_CHK_FP FP FORMAT _FREQ_FP FP
DC_HOM :_FREQ_FP FP
FREQ_TO_DSPLY_FP FP FORMAT_FREQ_FP FP
FSLOT STPV06 SRX STPV06
GET_RANDOM_NR_GS GS RCOW_PREP_XMIT PREALT
COMP_RRU_PREC PREINT
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GET_TIME_CODE FP OUT_OF_SERV_FP FP
CONFER_CALL_FP FP
GLIST_COMPARE |PREINT GLIST_DISP_05 PREINT
CHKGLIST PREINT











IN CCOW FROM DBP DCEXEC DBPMSGJNTRPRT DCEXEC
DBP_MSG_INTRPRT PREALT
49
Module Name Located in Is Called by Located in
INFO REPORT FP FP CALL_CC_GS GS
INFO_REQ_05_GS GS HOME_CHAN_05 PREINT
rNFO_REQ_CHK_45 FP SELECT_PORT_FP FP
INFO_REQ_CHK_50 FP PORT_RELEASE_FP FP
INFO_REQ_CHK_FP FP FPANEL FP
INIT PREALT/DBPV4 (LABEL) PWRON DBPV4
TDMA DBPV4









FORMAT GLIST RCW PREINT
CALL_REQ_05 PREINT
CONF_REQ_05 PREINT
IOILF DBPV4 IOIA DBPV4
IOILS DBPV4 IOIA DBPV4
I02LF DBPV4 I02A DBPV4
I02LS DBPV4 I02A DBPV4
I03LF DBPV4 I03A DBPV4
I03LS DBPV4 I03A DBPV4
I04LF DBPV4 I04A DBPV4
I04LS DBPV4 I04A DBPV4
JUMP COMPLETE GS GS DCKPORTOFF_GS GS
JUMP SELECT 1 GS GS DCKPORTOFF_GS GS
SHOW PORT GS GS
CALL_CC_GS GS
JUMP SELECT 2 GS GS DCKPORTOFFGS GS
SHOW PORT GS GS
CALL_CC_GS GS
KB TIME INIT GS GS ZEROIZEFP FP
OUT OF SERV FP FP
STATUS_RPT_B_FP FP
GLIST DISPLY FP FP
LINK_TEST_REQ_FP FP
INFO_REQUEST_FP FP
TO PARITY CALL FP FP
CONFER CALL FP FP
CALL_CANCEL_FP FP
rNFO_REQUEST_FP FP
GLIST ENTER FP FP
PAGING_REQ_FP FP
CONFIG CODE FP FP
CALL_COMPLETE_FP FP




Module Name Located in Is Called by Located in






KG_LOAD_GS GS USERPREAC DCEXEC
ENCRYPT_CCOW DCEXEC
USERPREAC PREALT





KG_MEM_FILL_20 FP KG_MEM_FILL_FP FP
KG_MEM_FILL_FP FP FPANEL FP
KG MEM TEST GS GS EXAMJXOWOVRHED PRECLA
KG_MEM_CHANGE_GS GS
KG READY GS GS EXAM_CCOW_OVRHED PRECLA
KG_RESET_GS GS
KG_INITIAL_GS GS











KG TIME 75 FP KG_TIME_FP FP
KG TIME TO DSPLY FP KG_TIME_FP FP
KG ZEROIZE GS GS STATUS_DCCNTR DCCNTR
STATUS_PRECLA PRECLA
LD1 DBPV4 IOIA DBPV4
LD2 DBPV4 I02A DBPV4
LD3 DBPV4 I03A DBPV4
LD4 DBPV4 I04A DBPV4




LITES OFF GS GS RECALL_FP FP
INFO_REQUEST_FP FP
PORT RELEASE FP FP
INFO_REQ_CHK_FP FP
CALL_COMPLETE_FP FP







Module Name Located in Is Called by Located in
LITES OFF PREINT PREfNT STATUS_PRECLA PRECLA
FORMAT_UPDATE PREINT
NUFMT_TO_STP PREINT



















LO GUARD CHK FP FP GLIST_ENTER_FP FP
LOAD_KG_VARS_GS GS ENCYRPT CCOW DCEXEC
DECRYPT CCOW DCEXEC
DECRYPT_RCOW_GS GS
ENCRYPT RCOW GS GS
ENCRYPT_CCOW PREALT
DECRYPT_CCOW PREALT
LTRXEX STPV06 EXEC STPV06
MASTER FRA 05 PREPNT MASTER_FRAME PREFNT
MASTER FRA 10 PREINT MASTER FRAME PREINT
MASTER_FRAME DCMOW/PREINT/DCCNTR CCOW_INTP_DCMOW DCMOW
CCOWJNTPJPREINT PREINT
MOVE_FRAME_GS GS MASTER_FR<\ME DCCNTR
FRAME_CHK_DCCNTR DCCNTR
MOVE_GS GS SPECIAL_CCOW DCCNTR
RCOWJNTPDCCNTR DCCNTR
INITDCEXEC DCEXEC








MOVE_TMP_TO_VARS DCEXEC/PREALT USERPREAC PREALT
USERPREAC DCEXEC
MOVE_VARS_TO_TMP DCEXEC/PREALT USERPREAC DCEXEC
USERPREAC PREALT
NETNUMXCHNG DCEXEC DECRYPT CCOW DCEXEC
NUFMT_TO_STP PREINT MASTER_FRAME PREINT
FORMAT_CHANGE PREINT
ODD_PORT_STOR£ PREINT RRU_STATUS_RPTB PREPNT
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OFFSET_BY_3_GS GS CC_EXEC_DCCNTR DCCNTR
COMMAND FRAME DCMOW
OFFSET_BY_6_GS GS CC_EXEC_DCCNTR DCCNTR
COMMAND FRAME DCMOW
OUT_SVC_UPDATE PREINT USER_OUT_ACK PREINT
PART OUT OF SVC PPvEFNT
PLACE_CALL_PRTY PREINT CONF_REQ_05 PREINT
PLACEPORT PREINT CONFER_LIST_RPT PREINT
STATUS RPT B PREINT
POINT_TO_GLISTl PREINT SET_GLIST_PTR PREINT
POINT_TO_GLIST2 PREINT SET GLIST PTR PREINT
POINT_TO_GLIST3 PREINT SET_GLIST_PTR PREINT
POINT_TO_GNUM PREINT POINT_TO_GLISTl PREINT
POINT_TO_GLIST2 PREINT
POINT_TO_GLIST3 PREINT
PORTDETECTGS GS DBP_MSG_INTRPRT DCEXEC
PORTDISCOJJPDATE PREINT RRU UPDATE PREINT
ZEROIZE PREINT
PORT_DISCONNECT DCMOW FRAMEJFMTJUPDATE DCMOW
FORMAT_UPDATE PREINT
NUFMT_TO_STP PREINT
PORT RELEASE 15 FP FPANEL FP
PORT RELEASE FP FP DCKPORTOFFGS GS
SHOW_PORT_GS GS
CALL_CC_GS GS
PORTCCADR_05 PREINT CONFIG_ENTRY_05 PREINT






PRE_DCKA_CHK_FP FP TO_PARTY_CALL_FP FP
PREC CONVERT FP FP FPANEL FP
TO_PARITY_CALL_FP FP
PREC_ENTER_25 FP FORMAT_FREQ_FP FP
PREC_ENTER_30 FP GLIST_DISPLY_FP FP
PREC_ENTER_FP FP OUT_OF_SERV_FP FP
TO_PARITY_CALL_FP FP
CONFER_CALL_FP FP





PREEMPT LITE PRINT RRU_DISCO PREINT
PREEMPT UPDATE PRECLA TIME CHK PRECLA PRECLA
PREMPTCOUNT 05 PREINT PREMPTCOUNT_REDO PREINT
PREMPTCOUNT_REDO PRErNT SLOT_CON_UPDATE PREINT
SLOT_DISCONNECT PREINT
CALL_COMPLETE PREINT
PRSN STPV06 SRX STPV06
PRTCNFIGCHNG PREINT RRU_STATUS_RPTB PREINT
PSA STPV06 EXEC STPV06
CONFIG STPV06
PTSN STPV06 STX STPV06
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PVR STPV06 SRX STPV06
BRX STPV06
PVRA STPV06 SRX STPV06
PVT STPV06 STX STPV06
BTX STPV06
RAMT DBPV4/STPV06 COLDS STPV06













RCOW ASSIGN FMT PREINT CALL_ACK_05 PREINT
RCOW ASSIGN 05 PREFNT
RCOW INTP DCCNTR DCCNTR USEREXEC DCEXEC
RCOW_INTP_PRECLA PRECLA USEREXEC PREALT
RCOW OUT PREINT PRINT USEREXEC PREALT
RCOW PREP XMIT DCEXEC/PREALT USEREXEC DCEXEC
USEREXEC PREALT
RCOW XMIT DCMOW DCMOW USEREXEC DCEXEC
RCV CCOW BLOCK PRECLA CC_EXEC_PRECLA PRECLA
READ ACIA GS TEST_ACIA GS
READ_CALL_ACK PREINT MASTER_FRAME PREINT
COMMAND_FRAME PREINT
|READ_DBP_RCOW_GS GS DBP MSG PNTRPRT DCEXEC
DBPMSGJNTRPRT PREALT








REDO_RRUl_GS GS REDO_RRUS_DCMOW DCMOW
REDO_RRUS_PREINT PREINT
WRITE_ACIA GS
REDO_RRU2_GS GS REDO_RRUS_DCMOW DCMOW
REDO RRUS PREINT PREINT
WRITE ACIA GS
REDO RRU3 GS GS REDO_RRUS_DCMOW DCMOW
REDO_RRUS_PREINT PREINT
WRITE ACIA GS
REi)0_RRU4_GS GS REDO RRUS DCMOW DCMOW
REDORRUSPREINT PREINT
WRITE_ACIA GS
|REDO_RRUS_DCMOW DCMOW USEREXEC DCEXEC
CCOW_INTP_DCMOW DCMOW
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Module Name Located in Is Called by Located in
REDO_RRUS_PREINT PREINT USEREXEC PREALT
CCOWINTPPREINT PREINT
REINITDELAY DCMOW MASTER_FRAME DCMOW
RESET_ACIAS_GS GS [NTT DCEXEC DCEXEC
INIT PREALT


































RGRXEX STPV06 EXEC STPV06
ROMTST DBPV4 PWRON DBPV4
RPT B OUT PREINT PREINT FP RCOW PREALT
STATUSRPTB PRErNT






Module Name Located in Is Called by Located in







RRU PRTY OUT 05 PREINT
INFO_RPT_05 PREINT




RRU B2 LOOP CHK DCEXEC/PREALT RCOW_PREP_XMIT DCEXEC
RCOW_PREP_XMIT PREALT




STP MSG INTRPRT PREALT
MASTER_FRAME PRErNT
|RRU_DISCO PREINT CHK USER NR1 PREINT
CHK_USER_NR2 PREINT
RRU INTRPRT DCMOW/PREINT RRU_MSG_IN_DCMOW DCMOW
RRUMSGINJPREFNT PREINT
RRU MSG IN DCMOW DCMOW USERPREAC DCEXEC




RRU OUT ADR PREINT BUSY_ACK PREINT
CALL_ACK PREINT
RRU SET BIT GS GS STP_MSG_INTRPRT DCEXEC
RRU_MSG_UPDATE DCEXEC
FPANEL FP
STP MSG INTRPRT PREALT
RRU_MSG_UPDATE PREALT
MASTERFRAME PREFNT
RRU_TURNOFF PRECLA TIME_CHK_PRECLA PRECLA




RRUMSG FN PREINT PREINT USEREXEC PREALT
USERPREAC PREALT




SAVE STP11 GS GS DISCO_SLOT_CHK DCMOW
FNIT PREALT
RRU TURNOFF PRECLA
SLOT CON UPDATE PREINT
PORT_DISCONNECT PREFNT
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HOME CHAN 05 PREINT
































SCCNV STPV06 EXEC STPV06




SELECT PORT FP GP JUMP_SELECT_1 GS GS
JUMP_SELECT_2_GS GS
SEND CCOW BLOCK PRECLA CC_EXEC_PRECLA PRECLA
SEND RCOW TO SAC PRECLA CCEXECPRECLA PRECLA
SEQUENCEJLITES DCCNTR FRAME_CHK_DCCNTR DCCNTR
SET_DBPSTAT_MSG DCCNTR/PRECLA STATUS_DCCNTR DCCNTR
STATUS_PRECLA PRECLA
SET_GLIST_FLAG PREINT GLIST_ENTDEL_10 PREINT
GLIST_ENTDEL_30 PREINT





Module Name Located in Is Called by Located in




SET PORT CC DCCNTR/PRECLA STATUS_DCCNTR DCCNTR
STATUS_PRECLA PRECLA
SET PREMPT FLAG PREINT RRU_DISCO PREINT
SLOT_CON_UPDATE PREINT
SET SC FLAG PREINT SET_XMIT_FLAG PREINT
SET TIME CODE PREINT RRU_DISCO PREINT
SLOT_CON_UPDATE PREINT
SETUP DBPV4/STPV06 INIT PREALT





SHIFT EVEN PORT PREINT STATUS RPT A PREINT
SHIFT ODD PORT PREINT STATUS RPT A PREINT
SHIFTLEFT GS LOAD_KG_VARS_GS GS
SHIFTRIGHT GS LOAD_KG_VARS GS GS
SHOW_PORT_GS GS PORT_DETECT_GS GS
SHOW_WX_GS GS KG_TIME_TO_DSPLY FP
DISP_VWXYZ_GS GS




DISP_INFO REQ GS GS
SHOWOUT_YZ_GS GS FPANEL FP
CONFIG CODE FP FP
SLOT_CON_UPDATE PREINT SLOT_CONNECT PREINT
SOFA DBPV4 SOF DBPV4
SOFAA DBPV4 RBIT DBPV4
SRX STPV06 CONS STPV06
SST STPV06 RCW1 STPV06
RR2 STPV06
STATUS_DCCNTR DCCNTR EXEC_DCEXEC DCEXEC
STATUSPRECLA PRECLA EXEC_PREALT PREALT
STC STPV06 CONFIG_CODE_FP STPV06
STC4 STPV06 STC STPV06
STG_LITE_UPDATE FP STG_CONTROL FP FP




STRAP_05 GS STRAP_READ_GS GS
STRAP READ GS GS INIT_DCEXEC DCEXEC
SETUP_MISC DCEXEC
INIT PREALT
STUFF DBPV4 TDMA DBPV4
STX STPV06 CONS STPV06
SUB_KG_TIME_GS GS PORT_DETECT_GS GS






Module Name Located in Is Called by Located in
SWITCH REDO DCEXEC EXEC DCEXEC DCEXEC
SWITCHIT_GS GS EXEC_DCEXEC DCEXEC
SWITCH REDO DCEXEC
EXEC_PREALT PREALT
TEST ACIA GS INTERUPT GS GS
TIME CHK DCCNTR DCCNTR USEREXEC DCEXEC
USERPREAC DCEXEC
TIME CHK PRECLA PRECLA USEREXEC PREALT
USERPREAC PREALT
(TIME_DELAY |DCMOW/PREINT INFO_REPORT DCMOW
RRU STATUS RPTB PREINT
PAGING_05 PREINT
INFO RPT 05 PREINT
CALL_COMPLETE PREINT
TIME FMT PRELNT RRU_DISCO PREINT
SLOT CON UPDATE PREINT
CALL QUEJJPDATE PREINT
PORTDISCOJJPDATE PREINT
TS PREP DCEXEC DCEXEC FRAME CHK DCCNTR DCCNTR
USERPREAC DCEXEC
TS_PREP_PREALT | PREALT USERPREAC PREALT
FRAME_CHK_PRECLA PRECLA
TST_XMITD_QUE PREINT BUSY_ACK PREINT
READ_CALL_ACK PREINT





SHOW WX GS GS
USER1 SETUP GS GS ZEROIZE DCMOW
INFO_REQUEST_GS GS
SLOT_DISCONNECT PREINT
PARTY OUT OF SVC PREINT
USER1_SETUP_GS PREINT
ZEROIZE PREINT











Module Name Located in Is Called by Located in















USEREXEC DCEXEC/PREALT EXEC_DCEXEC DCEXEC
EXEC_PREALT PREALT
USERPREAC DCEXEC/PREALT EXEC_DCEXEC DCEXEC
EXEC_PREALT PREALT







WRITE_ACIA GS TEST_ACIA GS
WX_TO_BCD_FP FP KG_TIME_FP FP
INFOJREQUESTJFP FP
XFER CCOW TO DBP DCEXEC EXEC_DCEXEC DCEXEC
XFER_OW PREALT EXEC_PREALT PREALT
XFER_RCOW_DBP_GS GS EXEC_DCEXEC DCEXEC
RCOW_PREP_XMIT DCEXEC
RCOW_PREP_XMIT PREALT
XPLUSA_GS GS FRAME CHK DCCNTR DCCNTR
CALL_REQUEST DCCNTR
SEQUENCE_LITES DCCNTR






RRU B2 LOOP CHK PREALT
RCOW_INTP_PRECLA PRECLA








Module Name Located in Is Called by Located in





BIT RATE FIND DCMOW




YZ TO BIN FP FP CONFER_CALL_FP FP
ZERO_SLOTS_GS GS STATUS_DCCNTR DCCNTR
ZEROIZE DCMOW
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with text_io; use text_io;
procedure parser is
package int_io is new integer_io (integer)
;
use int_io;
subtype label_range is integer range 1..-6;
subtype opcode_range is integer range 8.. 13;
subtype operand_range is integer range 15.. 20;
subtype str6 is string (1 .. 6)
;
subtype strl20 is string (1 .. 120)
;
type call_node;
type call_node_jptr is access call_node;






type label_node_ptr is access label_node;








































while not end_of_f ile (input_f ile) loop
strl20;






get_line (input_f ile, line, count)
;
line_nbr := line_nbr + 1;
put (output_f ile, line_nbr, 4)
;
put_line (output_f ile, " " & line (1 .. count) )
;
-- CHECK IF THE LINE HAS A LABEL
if count > then
if line(l) >= 'A' and lined) <= 'Z' then
if count >= 7 then
label := line (label_range)
;
if debug then put_line ( "LABEL IS & label) ; end if;
-- CHECK AND SEE IF THE LABEL EXISTS
search := label_list;
found := false;
while search /= null loop
if search. label = label then




search := search. next;
end loop;
if debug then put_line ( "SEARCHED FOR LABEL - " &
boolean ' image (found) ) ; end if;
if not found then










if search = null then
-- FIRST ITEM IN THE LIST
label_list := new_label;
else
while search. next /= nul'l loop
search := search, next ,-
end loop;
search. next := new_label;
end if;
end i f ,-
end if; -- count > 7
end if; -- 'A' or ' Z'
end if; -- count >
end loop;



















debug : boolean := false;
begin
if debug then put (opcode) ; end if;
str6) return boolean is
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if debug then put_line(" - TRUE"); end if;
if debug then skip_line; end if;
return true;
else
if debug then put_line(" - FALSE"); end if;





while not end_of_file (input_f ile) loop
get_line (input_f ile, line, count);
for i in count + 1 .. line 'last loop
lined) := ' ';
end loop;
line_count := line_count + 1;
if debug then put_line (line (1 .. count) ) ; end if;
-- CHECK IF THE LINE ISN'T A COMMENT
if line(l) /= '*' then
-- NOT A COMMENT
opcode := line (opcode_range)
;
operand := line (operand_range) ,-
if control_opcode (opcode) then
if debug then put_l ine (" FOUND BRANCH OPCODE - LOOKING FOR
operand) ; end if;
-- SEARCH THE LABEL LIST FOR THE OPERAND
search := label_list;
found := false;
while not found loop
--if debug then put_l ine ( "COMPARING " & operand & " TO '
search. label) ; end if;
if operand = search. label then
-- FOUND MATCH, ADD CURRENT LINE NUMBER TO LIST
if debug then put_l ine ( "FOUND MATCHING LABEL - ADDING
LINE NUMBER"); end if;
65
-- ADD TO END
new_caller := new call_node;
new_caller .next := null;
new_caller. caller : = line_count;
if search. called_by = null then
search. called_by := new_caller;
else
caller := search. called_by;
while caller. next /= null loop
caller := caller. next ,-
end loop;
caller. next : = new_caller;
end i f
;
found : = true;
else
search := search. next;
if search = null then
put_line ("COULD NOT FIND LABEL " & operand & " AT LINE















while label_list /= null loop
put (label_list. label & " (");
if label_list . line < 10 then
put (label_list . line, 1)
;
elsif label_list . line < 100 then
put (label_list . line, 2);
elsif label_list . line < 1000 then
put (label_list . line, 3)
else
put (label_list . line, 4);
end i f ,-
put ( " ) " )
;
while label_list . called_by /= null loop
put ( " " )
;
put (label_list . called_by. caller, 4)
;
label_list .called_by := label_list . called_by .next
;
end loop;







open (input_f ile, in_file, "s_dbp . src" ) ,-



















A. DATA BUFFER PROCESSOR SOURCE CODE LISTING
1 *********************************************
2 *
3 * BEGIN POWER ON INIT
4 *
5 ORG 0DC00H






12 STAA BRATE1 SET BIT RATES = 75 BPS
13 STAA BRATE2
14 LDAA #055H **TEST RAM**
15 CLRB
16 RAMT LDX #0FFCH








25 LDAA #0AAH TEST OTHER RAM BITS
26 INCB
27 BRA RAMT
28 TSTROM JSR ROMTST **NOP FOR TESTING**
29 JSR CLEAR
30 BRA PWRON1
31 RAMERR LDAA #020H **RAM ERROR**
32 STAA LATCH2 *****
33 STAA MPUB CRASH




38 ROMTST CLRA **TEST ROM**
39 CLRB
40 LDX #PWRON













































































































































































I/O PORT Sc PIA INIT
SET DATA DIRECTION REG









10 9 STAA PIA1AD






116 CLEAR CLRA CLEAR RAM MEMORY
117 LDX #0FF8H

















13 3 STAA MSD04
134 LDAA #0FH INIT FIFO MR INFO
13 5 STAA MRFTA
136 STAA LATCH3
13 7 LDX #ERCRX
13 8 STX RCRXPT






145 STAA BRATE1 INIT BIT RATES
146 STAA BRATE2 FOR TEST #1 MODE:
147 LDAA #020H ALL = 2400 BPS
14 8 STAA CHRAT1







156 TDMA STAA MPUB ***BITE OUTPUT***
15 7 LDAA DATA1 CHECK TDMA SWITCH FLAG













170 TDMAA LDAA #0FH
























195 RBI LDAA PIA1AC
196 BMI RBIA
197 JMP TBI










208 ***** BEGIN RECEIVE
209 *





















CHECK RCV SETUP RDY
SYST INPUT FIFO BITE
(RX FIFO)
CLEAR INPUT FIFO FLAGS
BURST INIT *****
CLR LATCHED STROBE
LOAD RCV SETUP DATA






225 RBI1C LDAA XMTRQ1
226 BEQ RBI1CA
227 JMP TBI
228 RBI1CA LDAA PTONRX
229 ANDA #1
230 BNE RBI ID
231 JMP TBI









241 RBI IDA CLR UT1




































**PORT #1 RX BURST INIT**
CHECK FIFO'S "O.R.
"
***I/0 FIFO #1 BITE***
INIT I/O ON/OFF MASK
TWO OR MORE MISSING DO'S
**FIRST MISSING DO SETUP**
SETUP TO STUFF
"FF" INTO BUFFER
ADJ COUNT FOR I/O FIFO
TWO OR MORE MISSING DO'S?
RESET I/O #1 FIFO
INIT BUFFER #1 AND
I/O FIFO #1























































































































































































16 KBPS ELASTIC BUF . CHARS





INIT 16 KBPS BUFFER PNTRS
.
SET "SIGNAL ACQ. I/O #1"
**PORT #2 BURST INIT**
CHECK FIFO'S "O.R.
***I/0 FIFO #2 BITE***










































































































































































TWO OR MORE MISSING DO'S
**FIRST MISSING DO SETUP**
SETUP TO STUFF
"FF" INTO BUFFER
ADJ COUNT FOR I/O FIFO
TWO OR MORE MISSING DO'S?
RESET I/O #2 FIFO
INIT BUFFER #2 AND
I/O FIFO #2
**RX ELAST BUFF CH**
16KBPS?
16KBPS ELASTIC BUF . CHARS.





















406 RBI3B CMPA #3
407 BEQ RBI3C
408 JMP RBI4B
409 RBI3C LDAA XMTRQ3
410 BEQ RBI3CA
411 JMP TBI













425 RBI3DA CLR UT3






















448 RBI3G LDAA MSD03
INIT. 16KBPS BUF. PNTRS
.
SET "SIGNAL ACQ. I/O #2
**PORT #3 BURST INIT**
CHECK FIFO'S "O.R.
**I/0 FIFO #3 BITE***
INIT I/O ON/OFF MASK
**FIRST MISSING DO SETUP**
SETUP TO STUFF
"FF" INTO BUFFER




























































































































#2 TWO OR MORE MISSING DO'S?
RBI3H
MRFTA
#4 RESET I/O FIFO #3
MRFTA
LATCH3
#SBUFF3 INIT BUFFER #3 AND

















































**RX ELAST BUFF CH**
16KBPS?
16 KBPS ELASTIC BUF . CHARS





SET "SIGNAL ACQ. I/O #3"














518 RBI 4DA CLR UT4















































**I/0 FIFO #4 BITE***
INIT I/O ON/OFF MASK
TWO OR MORE MISSING DO'S
**FIRST MISSING DO SETUP**
SETUP TO STUFF
"FF" INTO BUFFER
ADJ COUNT FOR I/O FIFO
TWO OR MORE MISSING DO'S?
RESET I/O FIFO #4
INIT BUFFER #4 AND
I/O FIFO #4
**RX ELAST BUFF CH**
16KBPS?
16 KBPS ELASTIC BUFF. CHARS



















































































































































































CHECK FOR SELF TEST RX BURS
INIT. RX FIFO COUNT




ABSENT CODE TO SCU

































































































SEND C CODE TO SCP
CCOW DO PRESENT CODE





RCCOW DO ABSENT CODE




































































75 BPS @ 1.386 SEC
13 BYTES
300 BPS @ 1.386 SEC
52 BYTES
600 BPS @ 1.386 SEC
104 BYTES





4800 BPS @ 1.386 SEC
8 32 BYTES
16000 BPS @ 1.386 SEC











































































































INCHC MSB'S OF CH . CNT
.






























TEST CCOW DATA RDY FLG
,
SET DATA RDY CCOW*
TEST RCCOW RDY FLG.
SET DATA RDY RCCOW*
IRS BITE?
CHECK TX SETUP READY
SYST OUTPUT FIFO BITE
(TX FIFO)






























LOAD TX SETUP DATA
CHECK TX INHIBIT
TX INHIBIT: ABORT




736 LDAA PTONRX IS PORT ON?
737 BITA #1
738 BNE TBI1BA
739 JMP IOIPT ABORT: PORT IS
740 •
741 TBI1BA TST BPS16K
742 BEQ TBI1E





748 TBI1E LDX #SBUFF1 INIT FOR OUTPUT
749 STX TXLVAL FIFO SERVICE
750 LDX #EBUFF1
751 STX TXUVAL






















773 TBI2B CMPA #2
774 BNE TBI3B
775 LDAA PTONRX IS PORT ON?
776 BITA #2
777 BNE TBI2BA
778 JMP IOIPT ABORT: PORT IS <
779 TBI2BA TST BPS16K
780 BEQ TBI2E





786 TBI2E LDX #SBUFF2 INIT. FOR OUTPUT
787 STX TXLVAL FIFO SERVICE
788 LDX #EBUFF2
789 STX TXUVAL























811 TBI3B CMPA #3
812 BNE TBI4B
813 LDAA PTONRX IS PORT ON?
814 BITA #4
815 BNE TBI3BA
816 JMP IOIPT ABORT: PORT IS <
817 TBI3BA TST BPS16K
818 BEQ TBI3E





824 TBI3E LDX #SBUFF3 INIT. FOR OUPTUT
825 STX TXLVAL FIFO SERVICE
826 LDX #EBUFF3
827 STX TXUVAL








































































































































































































CHECK FOR SELF TEST TX BURS
DUMMY VALUE FOR TXPNTR
SELF TEST CH CNT - 32
SELF TEST TX CHAR
OUTPUT 32 SELF TEST
CHARS. TO TX FIFO
IF NO DATA READY, OUTPUT









912 TBIGC LDX #SCTXB
913 STX CTXPT



















933 TBIJ LDX #SRTXB
934 STX RTXPT








943 TBIN JSR BITRAT





949 TBIQ LDX TXPNTR
950 LDAA GRP1FG
951 BEQ TBIS










rNO CCOW DATA RDY**
PUT CHAR IN OUTPUT FIFO
CLR DATA READY CCOW
PUT CHAR IN OUTPUT FIFO
CLR DATA READY RCCOW
GET TX CH. CNT.
MSB'S OF CH. CNT.
LSB ' S OF CH . CNT
.
CHECK IF FIRST GROUP
***COMPUTE FILL COUNT***
ADD ELASTIC BUFF (48 BITS)
BURST CH CNT + ELASTIC BUFF
- BUFF CH CNT = FILL COUNT
85
962 TBIR CLR GRP1FG
963 BRA TBIS













977 TBIRB STAA OUTCHC
978 STAB OUTCHC+1










989 I01A1 LDAA PIOFF
990 BEQ I01A2
991 JMP I02PT




























NUMBER OF GOOD CHARS IN FIR
BURST=BUFF CH CNT - ELASTIC
SUBT ELASTIC BUFF (48 BITS)
ERROR: ELASTIC BUFFER NOT
YET FULL FOR TRANSMISSION





RESET FIFO I/O #1
CLR "XMT ACK"
CLEAR "DATA RDY PORT #1"


















































































































































*LOAD I/O #1 FIFO WITH 1 CHAR. ROUTINE
*
16 KBPS



























IS THE EXTEND TRANSMIT FLAG SET?
YES:RX NOT ALLOWED








1078 I01LFA CPX #EBUFF1
1079 BNE IOILFB
1080 LDX #SBUFF1
1081 IOILFB STX OUTPT1
1082 LDAA #1
1083 STAA XFER1















1099 INS REMOVE RETURN
1100 INS




1105 *LOAD :I/O #1 FIFO WITH 3 BUF. CH. ROUTINE
1106 *
1107 LD1 LDX OUTPT1
1108 LDAA 0,X
1109 STAA 101 + 2
1110 LDAA 1,X
1111 STAA 101 + 2
1112 LDAA 2,X













1126 ***** BEGIN SERVICING I/O PORT #1 *****
1127 *

















1144 IOIBA JMP IOIYD
1145 I01BB LDAA DATA6
1146 BITA #8
1147 BNE IOIBA












































R/T SELECTED: CHECK RCV DON
TEST: I/O FIFO UNDERFLOW
BRANCH: NO UNDERFLOW
GET HERE W/MULTIPLE
TX REQ PER FRAME
SET "TX ACK'
CHECK TX INHIBIT
**INIT FOR PORT #1**
**DATA TRANSMISSION**
SELECT I/O INPUT MODE
CLR "SIG. ACQ. #1"
TOGGLE FIFO'S RESET
CLR PIA B-SIDE






















1209 JMP 102 PT




1214 IOIHA LDAB FLBFG1
1215 BEQ IOIHB
1216 JMP IOIO
































CLR "SIGNAL ACQ. I/O #1
CHECK TX INHIBIT
TEST FIFO "O.R.
LOAD & STORE 1 CHAR
LOAD Sc STORE 2 CHAR
LOAD Sc STORE 3 CHAR
LOAD & STORE 4 CHAR
*16KBPS: ALLOW MORE*
I/O SERVICING*





























1274 IO1N10 JSR IOILS
1275 JMP IOIXP
1276 1010 LDAA DATA6
1277 BITA #8
1278 BEQ IOIXP












1291 I01XQ JMP I02PT













LOAD & STORE 6 CHAR.
LOAD & STORE 7 CHAR.
LOAD Sc STORE 8 CHAR.
LOAD & STORE 9 CHAR.
LOAD & STORE 10 CHAR.
LOAD & STORE 11 CHAR.
SET "DATA RDY PORT #1"
**TEST IF SETUP**















1313 JMP 102 PT
1314 I01YA JMP I01D
















































NO DATA: ABORT INPUT
CLEAR "DATA RDY PORT #1"
RESET I/O #1 FIFO
CLR TX ACK I/O #1
**INIT I/O PORT **
**TO OUTPUT**
**RX BURST DATA**
RESET I/O #1 FIFO
SELECT I/O OUTPUT MODE
RCV ELASTIC BUFFER FULL?
SET OUTPUT MODE


























































































































































































LOAD FIFO W/6 BUF . CH.
16KBPS SO:
LOAD FIFO WITH 21 BUF. CH
.
CHECK FIFO UNDERFLOW
BY TESTING FIFO "O.R."
**UNDERFLOW**
CHECK FIFO "I.R.": FULL?
OUTPUT 1 CH. TO FIFO
CHECK "I .R. " : FULL?
OUTPUT 2 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 3 CH. TO FIFO
16KBPS: SERVICE 10 CHARS.
CHECK "I.R.": FULL?
OUTPUT 4 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 5 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 6 CH. TO FIFO
CHECK "I.R." : FULL?
OUTPUT 7 CH. TO FIFO
CHECK "I.R.": FULL?



















1435 I02A1 LDAA P20FF
1436 BEQ I02A2
1437 JMP I03PT

































1471 I02A3 JMP I03PT
1472 *********************
1473 *
1474 * INPUT SERVICE ROU
CHECK "I.R. " : FULL?
OUTPUT 9 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 10 CH. TO FIFO
PORT #2 ON?
PORT IS OFF
RESET FIFO I/O #2
CLEAR "DATA RDY PORT #2"




1476 I02LS LDAA #1
1477 STAA XFER2
1478 LDAA 102 OBTAIN CHAR
1479 LDX INPT2 GET PUT PNTR
1480 STAA 0,X PUT IT
1481 INX INCR PUT PNTR
1482 CPX OUTPT2 TEST OVERFLOW
1483 BNE I02LSX BRANCH NO OVERFLOW
1484 LDAA MRFTA **OVERFLOW**
1485 ANDA #0DFH CLR "XMT ACK"
1486 ORAA #2 RESET FIFO
1487 STAA MRFTA
1488 STAA LATCH3
1489 STAA OUFG2 SET OUFG FLAG
1490 INS REMOVE RETURN
1491 INS *
1492 JMP I03PT
1493 I02LSX LDAA BPS16K
1494 BEQ I02LSA




1499 I02LSA CPX #EBUFF2 TEST END OF INPUT
1500 BNE I02LSB NO
1501 LDX #SBUFF2 GET INITIAL VALUE
1502 I02LSB STX INPT2
1503 LDX CHCT2 GET CHAR COUNT
1504 INX INCR COUNT




1509 *LOAD I/O #2 FIFO WITH 1 CHAR ROUTINE
1510 *
1511 I02LF LDX OUTPT2
1512 LDAA RXINHB
1513 BITA #2 IS THE EXTEND TRAN:
1514 BNE I02LF1 YES:RX NOT ALLOWED
1515 LDAA 0,X
1516 STAA 102+2 OUTPUT CH. TO I/O
1517 I02LF1 INX ADJ. OUTPUT PNTR.
1518 LDAB BPS16K
1519 BEQ I02LFA




1524 I02LFA CPX #EBUFF2
1525 BNE I02LFB
1526 LDX #SBUFF2
1527 I02LFB STX OUTPT2
1528 LDAA #1
1529 STAA XFER2



















1545 INS REMOVE RETURN
1546 INS




1551 * LOAD FIFO I/O #2 WITH 3 BUF. CH. ROUTINE
1552 *



















1572 ***** BEGIN SERVICING I/O PORT #2 *****
1573 *














1588 LDX CHCT2 R/T SELECTED: CHECK RCV DON
96
1589 BEQ I02BB
1590 I02BA JMP I02YD
1591 I02BB LDAA DATA6
1592 BITA #4
1593 BNE I02BA












1606 I02D LDAA OUFG2
1607 BNE I02DA
1608 JMP I02H
1609 I02DA STAA XFER2
1610 JMP I03PT































1639 102 FA LDX #SBUFF2
1640 STX INPT2
1641 LDX #SBUFF2




TEST: I/O FIFO UNDERFLOW
BRANCH: NO UNDERFLOW
GET HERE W/MULTPLE
TX REQ PER FRAME
SET "TX ACK'
CHECK TX INHIBIT
**INIT FOR PORT #2**
**DATA TRANSMISSION**
SELECT I/O INPUT MODE
CLR "SIG. ACQ. #2"
TOGGLE FIFO'S RESET
CLR PIA B-SIDE





































































































































































































LOAD & STORE 1 CHAR
LOAD & STORE 2 CHAR
LOAD & STORE 3 CHAR
LOAD & STORE 4 CHAR
*16KBPS: ALLOW MORE*
*l/0 SERVICING*






























1731 IO2N10 JSR I02LS
1732 JMP I02XP
1733 1020 LDAA DATA6
1734 BITA #4
1735 BEQ I02XP













1748 I02XQ JMP I03PT












LOAD Sc STORE 6 CHAR.
LOAD & STORE 7 CHAR.
LOAD & STORE 8 CHAR.
LOAD & STORE 9 CHAR.
LOAD & STORE 10 CHAR.
LOAD & STORE 11 CHAR,
SET "DATA RDY PORT #2'
**TEST IF SETUP**

















1771 102YA JMP I02D
1772 I02YB LDAA EMPTY2
1773 BNE I02YA
1774 JMP I02YD











































NO DATA: ABORT INPUT
CLEAR "DATA RDY PORT #2"
RESET I/O #2 FIFO
CLR TX ACK I/O #2
**INI 7 I/O PORT**
**TO OUTPUT**
**RX BURST DATA**
RESET I/O #2 FIFO
SELECT I/O OUTPUT MODE
RCV ELASTIC BUFFER FULL?
SET OUTPUT MODE











1826 IO2YE0 JMP I03PT















1842 I02YFA BITA #040H
1843 BEQ I03PT








1852 I02YI JSR I02LF
1853 LDAA BPS16K
1854 BEQ I03PT
1855 I02YJ LDAA DATA6
1856 BITA #040H
1857 BEQ I03PT
















LOAD FIFO W/6 BUF . CH
.
16 KBPS SO:
LOAD FIFO W/21 BUF. CH.
CHECK FIFO UNDERFLOW
BY TESTING FIFO "O.R."
**UNDERFLOW**
CHECK FIFO "I.R.": FULL?
OUTPUT 1 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 2 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 3 CH. TO FIFO
16 KBPS: SERVICE 10 CHARS
CHECK "I .R. " : FULL?
OUTPUT 4 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 5 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 6 CH. TO FIFO
CHECK "I.R." : FULL?
OUTPUT 7 CH. TO FIFO
CHECK "I.R.": FULL?
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1892 I03A1 LDAA P30FF
1893 BEQ I03A2
1894 JMP I04PT



































1928 I03A3 JMP I04PT
1929 *********************
1930 *
OUTPUT 8 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 9 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 10 CH. TO FIFO
PORT #3 ON?
PORT IS OFF
RESET FIFO I/O #3
CLR XMT ACK I/O #3
CLEAR "DATA RDY PORT #3




































































CLR XMT ACK I/O #3














































































































IS THE EXTEND TRANSMIT FLAG SET?
YES:RX NOT ALLOWED


















1998 I03LFC LDX CHCT3 ADJ CHAR. COUNT
1999 DEX
2000 STX CHCT3
2001 BNE 103 LFD
2002 INS REMOVE RETURN
2003 INS




2008 *load :FIFO I/O #3 WITH 3 BUF. CH. ROUTINE
2009 *
2010 LD3 LDX OUTPT3
2011 LDAA 0,X

















2029 ***** BEGIN SERVICING I/O PORT #3 *****
2030 *

















2047 I03BA JMP I03YD
2048 I03BB LDAA DATA6
2049 BITA #2
2050 BNE I03BA












2063 I03D LDAA OUFG3
2064 BNE I03DA
2065 JMP I03H
2066 I03DA STAA XFER3
2067 JMP I04PT





























2096 103 FA LDX #SBUFF3
2097 STX INPT3
2098 LDX #SBUFF3
2099 I03FB STX OUTPT3
2100 LDAA #0FFH
2101 STAA 0,X
R/T SELECTED: CHECK RCV DON
TEST: I/O FIFO UNDERFLOW
BRANCH: NO UNDERFLOW
GET HERE W/MULTIPLE
TX REQ PER FRAME
SET "TX ACK"
CHECK TX INHIBIT
**INIT FOR PORT #3**
**DATA TRANSMISSION**
SET I/O INPUT MODE
CLR "SIG. ACQ. #3"
TOGGLE FIFO'S RESET
CLR PIA-B SIDE






























































































































































































CLR "SIGNAL ACQ. I/O #3"
CHECK TX INHIBIT
TEST FIFO "O.R.
LOAD Sc STORE 1 CHAR
LOAD & STORE 2 CHAR
LOAD & STORE 3 CHAR
LOAD & STORE 4 CHAR
*16KBPS: ALLOW MORE*
*I/0 SERVICING*































2188 IO3N10 JSR I03LS
2189 JMP I03XP
2190 1030 LDAA DATA6
2191 BITA #2
2192 BEQ I03XP












2205 I03XQ JMP I04PT










LOAD & STORE 6 CHAR.
LOD & STORE 7 CHAR.
LOAD & STORE 8 CHAR.
LOAD & STORE 9 CHAR.
LOAD & STORE 10 CHAR.
LOAD & STORE 11 CHAR,
SET "DATA RDY PORT #3"
**TEST IF SETUP**

















2227 JMP 104 PT
2 22 8 I03YA JMP I03D
2229 I03YB LDAA EMPTY3
2230 BNE I03YA
2231 JMP I03YD










































NO DATA: ABORT INPUT
CLEAR "DATA RDY PORT #3
RESET I/O #1 FIFO




RESET I/O #3 FIFO
SELECT I/O OUTPUT MODE
RCV ELASTIC BUFFER FULL?
SET OUTPUT MODE












2283 IO3YE0 JMP 104 PT















2299 I03YFA BITA #020H
2300 BEQ I04PT








2309 I03YI JSR I03LF
2310 LDAA BPS16K
2311 BEQ 104PT
2312 I03YJ LDAA DATA6
2313 BITA #020H
2314 BEQ 104 PT












2327 I03YN JSR I03LF
2328 LDAA DATA6
2329 BITA #020H
LOAD FIFO W/6 BUF . CH
.
LOAD FIFO W/21 BUF. CH
.
CHECK FIFO UNDERFLOW
BY TESTING FIFO "O.R."
**UNDERFLOW**
CHECK " I . R . " : FULL?
OUTPUT 1 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 2 CH. TO FIFO
CHECK " I . R . " : FULL?
OUTPUT 3 CH. TO FIFO
16 KBPS : SERVICE 10 CHARS
CHECK "I .R. " : FULL?
OUTPUT 4 CH. TO FIFO
CHECK "I .R. " : FULL?
OUTPUT 5 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 6 CH. TO FIFO
CHECK "I.R.": FULL?












































































OUTPUT 8 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 9 CH. TO FIFO
CHECK "I.R. " : FULL?
















































RESET FIFO I/O #4
CLR XMT ACK
CLEAR "DATA RDY PORT #4




2388 * INPUT SERVICE SUBROUTINE
2389 *
2390 I04LS LDAA #1
2391 STAA XFER4
2392 LDAA 104 OBTAIN CHAR
2393 LDX INPT4 GET PUT PNTR
2394 STAA 0,X PUT IT
2395 INX INCR PUT PNTR
2396 CPX OUTPT4 TEST OVERFLOW
2397 BNE I04LSX BRANCH NO OVERFLOW
2398 LDAA MRFTA **OVERFLOW**
2399 ANDA #07FH CLR XMT ACK
2400 ORAA #8 RESET FIFO
2401 STAA MRFTA
2402 STAA LATCH3
2403 STAA OUFG4 SET OUFG FLAG
2404 INS *REMOVE RETURN
2405 INS *
2406 JMP BSERV
2407 I04LSX LDAA BPS16K
2408 BEQ I04LSA




2413 I04LSA CPX #EBUFF4 TEST END OF INPUT
2414 BNE I04LSB NO
2415 LDX #SBUFF4 GET INITIAL VALUE
2416 I04LSB STX INPT4
2417 LDX CHCT4 GET CHAR COUNT
2418 INX INCR COUNT




2423 *LOAD I/O #4 FIFO WITH 1 CHAR. ROUTINE
2424 •
2425 I04LF LDX 0UTPT4
2426 LDAA RXINHB
2427 BITA #8 IS THE EXTEND TRAN!
2428 BNE I04LF1 YES : RX NOT ALLOWED
2429 LDAA 0,X
2430 STAA 104 + 2 OUTPUT CH. TO I/O •
2431 I04LF1 INX ADJ. OUTPUT PNTR.
2432 LDAB BPS16K
2433 BEQ I04LFA




2438 I04LFA CPX #EBUFF4
2439 BNE I04LFB
2440 LDX #SBUFF4























2459 INS REMOVE RETURN
2460 INS




2465 *load :FIFO I/O #4 WITH 3 BUF. CH. ROUTINE
2466 *
2467 LD4 LDX OUTPT4
2468 LDAA 0,X
2469 STAA 104 + 2
2470 LDAA 1,X
2471 STAA 104 + 2
2472 LDAA 2,X













2486 ***** BEGIN SERVICING I/O PORT #4 *****
2487 *




































































































































































































R/T SELECTED: CHECK RCV DON
TEST: I/O FIFO UNDERFLOW
BRANCH: NO UNDERFLOW
GET HERE W/MULTIPLE
TX REQ PER FRAME
SET "TX ACK"
CHECK TX INHIBIT
**INIT FOR PORT #4**
**DATA TRANSMISSION**
SELECT I/O INPUT MODE
CLR "SIG. ACQ. #4"
TOGGLE FIFO'S RESET
CLR PIA-B SIDE































































































































































































CLR "SIGNAL ACQ. I/O #4"
CHECK TX INHIBIT
TEST FIFO "O.R.
LOAD & STORE 1 CHAR
LOAD & STORE 2 CHAR
LOAD $ STORE 3 CHAR.
LOAD & STORE 4 CHAR
*16 KBPS: ALLOW MORE*
*I/0 SERVICING*
14






























2645 IO4N10 JSR I04LS
2646 JMP I04XP
2647 1040 LDAA DATA6
2648 BITA #1
2649 BEQ I04XP












2662 I04XQ JMP BSERV
2663 I04Y LDAA XMTRQ4
2664 BEQ I04YB
2665 LDAA MRFTA






LOAD & STORE 5 CHAR.
LOAD & STORE 6 CHAR.
LOAD & STORE 7 CHAR.
LOAD & STORE 8 CHAR.
LOAD & STORE 9 CHAR.
LOAD & STORE 10 CHAR.
LOAD Sc STORE 11 CHAR.
SET "DATA RDY PORT #4
**TEST IF SETUP**























































































































































































NO DATA: ABORT INPUT
CLEAR "DATA RDY PORT #4"
RESET I/O #4 FIFO




RESET I/O #4 FIFO
SELECT I/O OUTPUT MODE
RCV ELASTIC BUFFER FULL?
SET OUTPUT MODE
























































































































































































LOAD FIFO W/6 BUF. CH
.
16 KBPS SO:
LOAD FIFO W/21 BUF. CH
.
CHECK FIFO UNDERFLOW
BY TESTING FIFO "O.R."
**UNDERFLOW**
CHECK "I.R. " : FULL?
OUTPUT 1 CHAN. TO FIFO
CHECK "I.R." : FULL?
OUTPUT 2 CH. TO FIFO
CHECK "I.R." : FULL?
OUTPUT 3 CH. TO FIFO
16KBPS: SERVICE 10 CHAR.
CHECK "I.R. " : FULL?
OUTPUT 4 CH. TO FIFO
CHECK "I.R.": FULL?
OUTPUT 5 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 6 CH. TO FIFO
CHECK "I.R.": FULL?
















































































OUTPUT 8 CH. TO FIFO
CHECK "I.R. " : FULL?
OUTPUT 9 CH. TO FIFO
CHECK "I.R.": FULL?







































































TEST: SYSTEM BITE RESET
TEST: LAMP TEST
TURN ALL BITE LITES ON
WHEN THE EXTEND TIMER IS SET,
IT IS NOT AN ERROR FOR THE PORT
OUTPUT TO BE DIFFERENT FROM THE
FRAME INPUT, BECAUSE WE ARE
DISABLING RECEIVE CAPABILITIES
.
THEREFORE WE MUST MASK OUT THE
ERROR ONLY ON THE PORTS WITH
THE EXTEND TIMER SET. BITS 0-3
IN RXINHB COORESPOND TO PORTS l-<
AND BITS 1-4 COORESPOND TO PORTS
1-4 IN LATCH2
.
NO ERROR FOR PORT WITH
EXTEND TIMER SET



















TEST 75/16 HZ CLOCK
TEST 75/16 HZ CLOCK
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2843 BRA BSERVG
2844 SERVF2 ORAB #2
2845 BRA BSERVG
2846 SERVF3 LDAA XMTRQ1
2847 BNE SERVF1
2848 BSERVG LDX CHCT2
2849 BEQ SERVG3




2854 SERVG2 ORAB #4
2855 BRA BSERVH
2856 SERVG3 LDAA XMTRQ2
2857 BNE SERVG1
2858 BSERVH LDX CHCT3
2859 BEQ SERVH3




2864 SERVH2 ORAB #8
2865 BRA BSERVI
2866 SERVH3 LDAA XMTRQ3
2867 BNE SERVH1
2868 BSERVI LDX CHCT4
2869 BEQ SERVI3




2874 SERVI2 ORAB #010H
2875 BRA BSERVK
2876 SERVI3 LDAA XMTRQ4
2877 BNE SERVI1
2878 BSERVK STAB BITELT
2879 it*******************:
2880 *
2881 * BEGIN SERVICII
2882 *
2883 SOF LDAA SOEN
2884 BEQ SOF1
2885 BSR SOFA
2886 SOF1 JMP SIF
2887 *
2888 SOF2 LDX OUTCHC
2889 LDAB #16










I/O #1 BITE ERROR
NO DATA AFTER TX REQ?
I/O #2 BITE ERROR
NO DATA AFTER TX REQ?
I/O #3 BITE ERROR
NO DATA AFTER TX REQ?
I/O #4 BITE ERROR
NO DATA AFTER TX REQ?
• • *****•******•••*********•-*•*•*•***********
*TX SELF TEST ROUTINE*
FIFO RDY?
OUTPUT TEST CHAR.





2903 SOF5 STX OUTCHC
2904 RTS
2905 *






















































SETUP L.G.D. PNTR FOR
TX BURST SERVICE
FILL PATTERN BEFORE DATA
FIFO RDY? (DATA5-H=LOW)
OUTPUT FILL CHAR #1
FIFO READY?
OUTPUT FILL CHAR #2
FIFO READY?


























































3012 SOFBS STAB PIA1BD
3013 DEX
OUTPUT FILL CHAR #4
FIFO READY?
OUTPUT FILL CHAR #5
FIFO READY?
OUTPUT FILL CHAR #6
FIFO READY?
OUTPUT FILL CHAR #7
FIFO READY?
OUTPUT FILL CHAR #8
FIFO READY?
OUTPUT FILL CHAR #9
FIFO READY?


























































3070 SOFB6 STX FILLCT
FIFO READY?
OUTPUT FILL CHAR #11
FIFO READY?
OUTPUT FILL CHAR #12
FIFO READY?
OUTPUT FILL CHAR #13
FIFO READY?
OUTPUT FILL CHAR #14
FIFO READY?
OUTPUT FILL CHAR #15
FIFO READY?
OUTPUT FILL CHAR #16
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3071 RTS
3072 SOFC LDAA DATA5 FIFO READY?
3073 BPL SOFCA
3074 JMP SOFS
3075 SOFCA LDX TXCHCT
3076 BNE SOFCB










3085 LDAA 0,X GET BUFF CHAR
3086 INX
3087 CPX TXUVAL ADJ BUFF PNTRS
3088 BNE SOFCC
3089 LDX TXLVAL
3090 SOFCC STX TBPNTR
3091 CPX TXLGDP LAST GOOD DATA?
3092 BNE SOFCD
3093 LDX #0 YES
3094 STX TXLGDP
3095 STAB TXDONE





3101 SOFD STX OUTCHC
3102 LDAA DATA5 FIFO READY?
3103 BPL SOFDA
3104 JMP SOFS
3105 SOFDA LDX TXCHCT
3106 BNE SOFDB








3115 LDAA 0,X GET BUFF CHAR
3116 INX
3117 CPX TXUVAL ADJ BUFF PNTRS
3118 BNE SOFDC
3119 LDX TXLVAL
3120 SOFDC STX TBPNTR
3121 CPX TXLGDP LAST GOOD DATA?
3122 BNE SOFDD
3123 LDX #0 YES
3124 STX TXLGDP
3125 STAB TXDONE






3131 SOFE STX OUTCHC
3132 LDAA DATA5 FIFO READY?
3133 BPL SOFEA
3134 JMP SOFS
3135 SOFEA LDX TXCHCT
3136 BNE SOFEB










3145 LDAA 0,X GET BUFF CHAR
3146 INX
3147 CPX TXUVAL ADJ BUFF PNTRS
3148 BNE SOFEC
3149 LDX TXLVAL
3150 SOFEC STX TBPNTR
3151 CPX TXLGDP LAST GOOD DATA?
3152 BNE SOFED
3153 LDX #0 YES
3154 STX TXLGDP
3155 STAB TXDONE





3161 SOFF STX OUTCHC
3162 LDAA DATA5 FIFO READY?
3163 BPL SOFFA
3164 JMP SOFS
3165 SOFFA LDX TXCHCT
3166 BNE SOFFB
3167 LDAA #0FFH GET STUFF CHAR
3168 STAA TXEND
3169 LDX TXPNTR





3175 LDAA 0,X GET BUFF CHAR
3176 INX
3177 CPX TXUVAL ADJ BUFF PNTRS
3178 BNE SOFFC
3179 LDX TXLVAL
3180 SOFFC STX TBPNTR
3181 CPX TXLGDP LAST GOOD DATA?
3182 BNE SOFFD




































































































































































































3243 LDX #0 YES
3244 STX TXLGDP
3245 STAB TXDONE





3251 SOFI STX OUTCHC
3252 LDAA DATA5 FIFO READY?
3253 BPL SOFIA
3254 JMP SOFS
3255 SOFIA LDX TXCHCT
3256 BNE SOFIB










3265 LDAA 0,X GET BUFF CHAR
3266 INX
3267 CPX TXUVAL ADJ BUFF PNTRS
3268 BNE SOFIC
3269 LDX TXLVAL
3270 SOFIC STX TBPNTR
3271 CPX TXLGDP LAST GOOD DATA?
3272 BNE SOFID
3273 LDX #0 YES
3274 STX TXLGDP
3275 STAB TXDONE





3281 SOFJ STX OUTCHC
3282 LDAA DATA5 FIFO READY?
3283 BPL SOFJA
3284 JMP SOFS
3285 SOFJA LDX TXCHCT
3286 BNE SOFJB
3287 LDAA #0FFH GET STUFF CHAR
3288 STAA TXEND
3289 LDX TXPNTR





3295 LDAA 0,X GET BUFF CHAR
3296 INX




3300 SOFJC STX TBPNTR
3301 CPX TXLGDP LAST GOOD DATA?
3302 BNE SOFJD
3303 LDX #0 YES
3304 STX TXLGDP
3305 STAB TXDONE





3311 SOFK STX OUTCHC
3312 LDAA DATA5 FIFO READY?
3313 BPL SOFKA
3314 JMP SOFS
3315 SOFKA LDX TXCHCT
3316 BNE SOFKB










3325 LDAA 0,X GET BUFF CHAR
3326 INX
3327 CPX TXUVAL ADJ BUFF PNTRS
3328 BNE SOFKC
3329 LDX TXLVAL
3330 SOFKC STX TBPNTR
3331 CPX TXLGDP LAST GOOD DATA?
3332 BNE SOFKD
3333 LDX #0 YES
3334 STX TXLGDP
3335 STAB TXDONE





3341 SOFL STX OUTCHC
3342 LDAA DATA5 FIFO READY?
3343 BPL SOFLA
3344 JMP SOFS
3345 SOFLA LDX TXCHCT
3346 BNE SOFLB
3347 LDAA #0FFH GET STUFF CHAR
3348 STAA TXEND
3349 LDX TXPNTR





3355 LDAA 0,X GET BUFF CHAR
127
3356 INX
3357 CPX TXUVAL ADJ BUFF PNTRS
3358 BNE SOFLC
3359 LDX TXLVAL
3360 SOFLC STX TBPNTR
3361 CPX TXLGDP LAST GOOD DATA?
3362 BNE SOFLD
3363 LDX #0 YES
3364 STX TXLGDP
3365 STAB TXDONE





3371 SOFM STX OUTCHC
3372 LDAA DATA5 FIFO READY?
3373 BPL SOFMA
3374 JMP SOFS
3375 SOFMA LDX TXCHCT
3376 BNE SOFMB










3385 LDAA 0,X GET BUFF CHAR
3386 INX
3387 CPX TXUVAL ADJ BUFF PNTRS
3388 BNE SOFMC
3389 LDX TXLVAL
3390 SOFMC STX TBPNTR
3391 CPX TXLGDP LAST GOOD DATA?
3392 BNE SOFMD
3393 LDX #0 YES
3394 STX TXLGDP
3395 STAB TXDONE





3401 SOFN STX OUTCHC
3402 LDAA DATA5 FIFO READY?
3403 BPL SOFNA
3404 JMP SOFS
3405 SOFNA LDX TXCHCT
3406 BNE SOFNB
3407 LDAA #0FFH GET STUFF CHAR
3408 STAA TXEND
3409 LDX TXPNTR






3415 LDAA 0,X GET BUFF CHAR
3416 INX
3417 CPX TXUVAL AND BUFF PNTRS
3418 BNE SOFNC
3419 LDX TXLVAL
3420 SOFNC STX TBPNTR
3421 CPX TXLGDP LAST GOOD DATA?
3422 BNE SOFND
3423 LDX #0 YES
3424 STX TXLGDP
3425 STAB TXDONE





3431 SOFO STX OUTCHC
3432 LDAA DATA5 FIFO READY?
3433 BPL SOFOA
3434 JMP SOFS
3435 SOFOA LDX TXCHCT
3436 BNE SOFOB










3445 LDAA 0,X GET BUFF CHAR
3446 INX
3447 CPX TXUVAL ADJ BUFF PNTRS
3448 BNE SOFOC
3449 LDX TXLVAL
3450 SOFOC STX TBPNTR
3451 CPX TXLGDP LAST GOOD DATA?
3452 BNE SOFOD
3453 LDX #0 YES
3454 STX TXLGDP
3455 STAB TXDONE





3461 SOFP STX OUTCHC
3462 LDAA DATA5 FIFO READY?
3463 BPL SOFPA
3464 JMP SOFS
3465 SOFPA LDX TXCHCT
3466 BNE SOFPB











3475 LDAA 0,X GET BUF CHAR
3476 INX
3477 CPX TXUVAL ADJ BUFF PNTRS
3478 BNE SOFPC
3479 LDX TXLVAL
3480 SOFPC STX TBPNTR
3481 CPX TXLGDP LAST GOOD DATA?
3482 BNE SOFPD
3483 LDX #0 YES
3484 STX TXLGDP
3485 STAB TXDONE





3491 SOFQ STX OUTCHC
3492 LDAA DATA5 FIFO READY?
3493 BPL SOFQA
3494 JMP SOFS
3495 SOFQA LDX TXCHCT
3496 BNE SOFQB
3497 LDAA #0FFH GET STUFF CHAR
3498 STAA TXEND
3499 LDX TXPNTR





3505 LDAA 0,X GET BUFF CHAR
3506 INX
3507 CPX TXUVAL ADJ BUFF PNTRS
3508 BNE SOFQC
3509 LDX TXLVAL
3510 SOFQC STX TBPNTR
3511 CPX TXLGDP LAST GOOD DATA?
3512 BNE SOFQD
3513 LDX #0 YES
3514 STX TXLGDP
3515 STAB TXDONE




3520 SOFR STX OUTCHC
3521 LDAA DATA5 FIFO READY?
3522 BPL SOFRA
3523 JMP SOFS
3524 SOFRA LDX TXCHCT
3525 BNE SOFRB
















































































































































































RESTORE BUFF CHAR COUNT
RESTORE BUFF OUTPUT PNTR
RESTORE L.G.D. PNTR
CLR "DATA RDY PORT-









































































































































































TEST PORT'S TX REQ INPUT
TEST PORT'S TX REQ INPUT
BRANCH IF TX REQ =
GET HERE WITH MULTIPLE
TX REQS. PER FRAME
FIFO RDY?
PIA1BD OUTPUT FILL CHAR #1
FIFO RDY?
PIA1BD OUTPUT FILL CHAR #2
FIFO RDY?






































































OUTPUT FILL CHAR #6
FIFO RDY?













OUTPUT FILL CHAR #8
FIFO RDY?
PIA1BD OUTPUT FILL CHAR #9
3681 BNE SOFYJ
3682 JMP SOFTA



























































































































































OUTPUT FILL CHAR #13
FIFO RDY?
PIA1BD OUTPUT FILL CHAR #14
FIFO RDY?
OUTPUT FILL CHAR #15
FIFO RDY?
OUTPUT FILL CHAR #16
SOFYQ STX OUTCHC
RTS
***************************** + ** + *************••**********•*
*











*RX SELF iiST ROUTINE*















3767 ANDA #0 7FH
3768 BRA SIF4
3769 SIF3A ORAA #080H










3780 SIF6 STX INCHC
3781 JMP TDMA
3782 *





3788 SIFR LDAA DATA1
3789 BMI SIFRA
3790 SIFR1 STX RCRXPT
3791 JMP TDMA





















3811 *FILL MISSING RX BUR:
CORRECT CHARACTER?
CLR DBP SELF TEST FAIL




CHAR IN INPUT FIFO?
LOAD & STORE FIFO CHAR
BUFFER FULL?













































































































































































TEST FIFO CH CNT
DEC STORE COUNTER
SETUP RCV PNTRS
TEST PORT'S TX REQ FLAG
TEST IF PORT IS ON
*ABORT RX BURST: TX REQ*
*OR PORT IS OFF*
FILL BURST WITH "FF"?
LOAD Sc STORE CHAR #1
ADJ PNTRS













































































































































































LOAD & STORE FIFO CHAR #2
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD & STORE FIFO CHAR #3
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD Sc STORE FIFO CHAR #4
ADJ PNTRS













































































































































































LOAD & STORE FIFO CHAR #5
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD & STORE FIFO CHAR #6
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD Sc STORE FIFO CHAR #7
ADJ PNTRS













































































































































































LOAD & STORE FIFO CHAR #8
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD Sc STORE FIFO CHAR #9
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD Sc STORE FIFO CHAR #10
ADJ PNTRS













































































































































































LOAD & STORE FIFO CHAR #11
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD Sc STORE FIFO CHAR #12
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD & STORE FIFO CHAR #13
ADJ PNTRS














































































































































































LOAD Sc STORE FIFO CHAR #14
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD & STORE FIFO CHAR #15
ADJ PNTRS
TEST FIFO CHAR COUNT
LOAD & STORE FIFO CHAR #16
ADJ PNTRS
TEST FIFO CHAR COUNT































































































































































OUTPUT CHAR TO AC I
A
CLR TX IRQ ENABLE
RDR FULL?
RCCOW/CCOW BITE ERROR:
IRQ ERROR OR SCU FORMAT ERR
AC IA RX ERRORS?
LOAD AC IA RX CHAR
STORE CHAR IN RCCOW BUFFER
SET FOR RCCOW DATA READY
142








4219 IRSH CLR RCFG
4220 IRSI RTI





4226 IRSK STAB RCFG
4227 RTI








































STORE CHAR IN CCOW BUFFER
SET FOR CCOW DATA RDY







GET RXINHB BITS 4,3 FROM BITS 7,6
REMOVE RXINHB BITS BEFORE USING



















































































































REMOVE RXINHB BIT BEFORE USING










PORT ON & RX ONLY INFO
***********************************************************
*






































MSB OF CHECKSUM - BD . PROGRAMMER SUPPLIES VALUE











BITRAT 642 637 943
BSERV 2801 2351 2385 2406 2524 2528 2566 2580 2662
2684 2720 2740 2748 2757 2761 2765 2768





BSERVE 2833 2831 2835
BSERVF 2834 2829
BSERVG 2848 2843 2845
BSERVH 2858 2853 2855
BSERVI 2868 2863 2865
BSERVK 2878 2873 2875
CKSMA 4318
CKSMB 4317
CLEAR 116 29 126
CLEARA 118 120










IOIC 1148 1137 1139
IOICA 1152 1141





101 HA 1214 1212
I01HB 1217 1215










IOILFB 1081 1075 1077 1079































1230 1235 1239 1243
1268 1273 1275 1278
1248 1253
I01XQ 1291 1286
I01Y 1292 1131 1135




I01YC1 1338 1376 1384
I01YD 1343 1144 1317
IOIYE 1350 1348
I01YEO 1369 1363 1373




























I02C 1594 1583 1585
I02CA 1598 1587




















I02LFB 1527 1521 1523 1525




1683 1688 1693 1701 1706 1711 1716
1726 1731
I02LSA 1499 1494











































I02Y 1749 1577 1581




I02YC1 1795 1833 1841
102YD 1800 1590 1774
I02YE 1807 1805
IO2YE0 1826 1820 1830


























I03C 2051 2040 2042
I03CA 2055 2044
I03D 2063 2052 2228
103DA 2066 2064
I03E 2068 2054















2309 2315 2319 2323 2327 2331
I03LF1 1974 1971
I03LFA 1981 1976
I03LFB 1984 1978 1980 1982








2150 2158 2163 2168 2173
I03LSA 1956 1951












































I03Y 2206 2034 2038




I03YC1 2252 2290 2298
I03YD 2257 2047 2231
I03YE 2264 2262
IO3YE0 2283 2277 2287






















I04C 2508 2497 2499
I04CA 2512 2501






















2766 2772 2776 2780 2784 2788
I04LF1 2431 2428
I04LFA 2438 2433
I04LFB 2441 2435 2437 2439








2607 2615 2620 2625 2630
I04LSA 2413 2408
















































I04Y 2663 2491 2495




104YC1 2709 2747 2755
I04YD 2714 2504 2688
104YE 2721 2719
























IRSC 4186 4170 4172
IRSD 4188 4238




IRSI 4220 4207 4216
IRSJ 4221 4197
IRSK 4226 4233 4244
IRSL 4228 4222
IRSM 4234 4229





LD1 1107 1360 1361 1364 1365 1366 1367 1368
LD2 1553 1817 1818 1821 1822 1823 1824 1825
LD3 2010 2274 2275 2278 2279 2280 2281 2282




RAMERR 31 19 34
RAMT 16 27
RAMTST 17 22




RBI IDA 241 237









RBI1H 293 266 283
RBI1H1 294 263




































































RBIT 683 599 638
RJBIU 677 645


























































































SIFP 4150 3833 3873 3892 3911 3930 3949 3968 3987
4006 4025 4044 4063 4082 4100 4117 4134
4162
SIFQ 4160 3829 3869 3888 3907 3926 3945 3964 3983











































































































SOFKD *> i ** ^ all jjj>z






































SOFRD 3545 3530 3541
SOFS 3550 3074 3104 3134 3164 3194 3224 3254 3284
3314 3344 3374 3404 3434 3464 3494 3523
3600
SOFT 3564 3100 3130 3160 3190 3220 3250 3280 3310
3340 3370 3400 3430 3460 3490 3519 3548
SOFTA 3566 3597 3619 3626 3634 3642 3650 3658 3666
3674 3682 3690 3698 3706 3714 3722 3730
3738
SOFTB 3592 3565









































SOFYXX 3612 3605 3609
STUFA 4301 4304
STUFF 4299 279 370 463 556
TBI 692 197 227 231 251 318 322 342 411
415 435 504 508 528 617 630
TBI1 698 693
TBI1BA 741 738
TBI IE 748 742
TBI1EA 752 747










































TBIRA 964 959 961
TBIRB 977 970
TBIS 979 951 963
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